STM32CubeMP2 Package architecture

Revision as of 09:51, 1 December 2023 by Registered User (Created page with "<noinclude>{{ApplicableFor |MPUs list=STM32MP25x |MPUs checklist=STM32MP25x }}</noinclude> ==Article purpose== This article introduces '''STM32CubeMP25 Package''' / '''STM32...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Applicable for STM32MP25x lines


1. Article purpose[edit source]

This article introduces STM32CubeMP25 Package / STM32CubeMP2 Package (a.k.a., STM32CubeMP25 / STM32CubeMP2) architecture based on the Arm® Cortex®-M33 processor, acting as coprocessor of the Arm® Cortex®-35.

2. Architecture overview[edit source]

The STM32CubeMP25 Package gathers together, in a single package, all the generic embedded software components required to develop applications on top of Arm® Cortex®-M33 microprocessors.

On top of the hardware, the STM32CubeMP25 Package solution is built around three levels of software components (Level 0 for Drivers, level 1 for Middleware. Level 2 for Boards demonstrations), that interact easily with each other. It also includes 2 common components CMSIS and Utilities which interact with all two levels.

STM32CubeMP25 Package Architecture Block Diagram.png