The following pages link to DDRCTRL and DDRPHYC device tree configuration:
Displayed 3 items.
- DDRCTRL and DDRPHYC internal peripherals (← links)
- TF-A BL2 overview (← links)
- How to configure a 256MB DDR mapping from STM32 MPU Distribution Package (← links)