



## TF-A overview

# TF-A overview

Stable: 10.06.2020 - 06:49 / Revision: 04.05.2020 - 10:14

## Contents

1 Trusted Firmware-A .....	2
2 Architecture .....	2
3 Boot loader stages .....	4
<b>3.1 BL1</b> .....	<b>4</b>
<b>3.2 BL2</b> .....	<b>4</b>
<b>3.3 BL32</b> .....	<b>5</b>
4 References .....	5

# 1 Trusted Firmware-A

Trusted Firmware-A is a reference implementation of secure-world software provided by Arm®. It was first designed for Armv8-A platforms, and has been adapted to be used on Armv7-A platforms by STMicroelectronics. Arm is transferring the Trusted Firmware project to be managed as an open-source project by Linaro.<sup>[1]</sup>


It is used as the first-stage boot loader (FSBL) on STM32 MPU platforms when using the [trusted boot chain](#).

The code is open source, under a BSD-3-Clause licence, and can be found on github <sup>[2]</sup>, including an up-to-date documentation about Trusted Firmware-A implementation <sup>[3]</sup>.

Trusted Firmware-A also implements a secure monitor with various Arm interface standards:

- The power state coordination interface (PSCI) <sup>[4]</sup>
- Trusted board boot requirements (TBBR) <sup>[5]</sup>
- SMC calling convention <sup>[6]</sup>
- System control and management interface <sup>[7]</sup>

Trusted Firmware-A is usually shortened to TF-A.



# 2 Architecture

The global architecture of TF-A is explained in the Trusted Firmware-A design <sup>[8]</sup> document.

TF-A is divided into several binaries, each with a dedicated main role. For 32-bit Arm processors (AArch32), it is divided into four steps (in order of execution):

- Boot loader stage 1 (BL1) application processor trusted ROM
- Boot loader stage 2 (BL2) trusted boot firmware
- Boot loader stage 3-2 (BL32) runtime software
- Boot loader stage 3-3 (BL33) non-trusted firmware


BL1, BL2 and BL32 are parts of TF-A.

BL1 is now optional, and can be removed by enabling the compilation flag: BL2\_AT\_EL3. It is then removed for the STM32MP1, as all BL1 tasks are done by ROM code, or BL2.

BL33 is outside of TF-A. This is the first non-secure code loaded by TF-A. During the boot sequence, this is the secondary stage boot loader (SSBL). For STM32 MPU platforms, the SSBL is U-Boot by default.

TF-A can manage its configuration with a **device tree**, as this is the case on STM32MP1. It is a reduced version of the Linux kernel one, with only the devices used during boot. It can be configured with **STM32CubeMX**.

In STMicroelectronics' implementation, the 2 binaries, BL2 and BL32, and the device tree are put together in a single binary, to be loaded at once to the SYSRAM by the ROM code.



TF-A loading steps:

1. ROM code loads TF-A binary and calls BL2
2. BL2 prepares BL32
3. BL2 loads BL33
4. BL2 calls BL32
5. BL32 calls BL33

## 3 Boot loader stages

### 3.1 BL1

BL1 is the first stage executed, and is designed to act as ROM code; it is loaded and executed in internal RAM. It is not used for the STM32MP1. As the STM32MP1 has its own proprietary ROM code, this part can be removed and BL2 is then the first TF-A binary to be executed.

### 3.2 BL2

BL2 (trusted boot firmware) is in charge of loading the next-stage images (secure and non secure). To achieve this role, BL2 has to initialize all the required peripherals.

It has to initialize the security components.

For the STM32MP15, these security peripherals are:

- boot and security, and OTP control (BSEC internal peripheral)
- extended TrustZone protection controller (ETZPC internal peripheral)
- TrustZone address space controller for DDR (TZC internal peripheral)

BL2 is also in charge of initializing the DDR and clock tree.

The boot peripheral has to be initialized.

On the STM32MP15, it can be one of the following:

- SD-card via the SDMMC internal peripheral
- eMMC via the SDMMC internal peripheral
- NAND via the FMC internal peripheral
- NOR via the QUADSPI internal peripheral

USB (OTG internal peripheral) or UART (USART internal peripheral) are used when Flashing, see STM32CubeProgrammer for more details.

BL2 also integrates image verification and authentication. Authentication is achieved by calling BootROM verification services.

At the end of its execution, after having loaded BL32 and the next boot stage (BL33), BL2 jumps to BL32.



## 3.3 BL32

BL32 provides runtime secure services. In TF-A, the BL32 default implementation is SP\_min solution. It is described in the TF-A functionality list <sup>[3]</sup> as: "A minimal AArch32 Secure Payload (SP\_MIN) to demonstrate PSCI <sup>[4]</sup> library integration with AArch32 EL3 Runtime Software."

This minimal implementation can be replaced with a trusted OS or trusted environment execution (TEE), such as OP-TEE. Both solutions (SP\_min or OP-TEE) are supported by STMicroelectronics for STM32MP1.

BL32 acts as a secure monitor and thus provides secure services to non-secure OSs. These services are called by non-secure software with secure monitor calls <sup>[6]</sup>.

This code is in charge of standard service calls, like PSCI <sup>[4]</sup>.

It also provides STMicroelectronics dedicated services, to access secure peripherals. On the STM32MP1, these services are used to access RCC internal peripheral, PWR internal peripheral, RTC internal peripheral or BSEC internal peripheral.

## 4 References

- <https://www.trustedfirmware.org/>
- <https://github.com/ARM-software/arm-trusted-firmware>
- 3.03.1 [readme.rst](#)
- 4.04.14.2 [http://infocenter.arm.com/help/topic/com.arm.doc.den0022d/Power\\_State\\_Coordination\\_Interface\\_PDD\\_v1\\_1\\_DEN0022D.pdf](http://infocenter.arm.com/help/topic/com.arm.doc.den0022d/Power_State_Coordination_Interface_PDD_v1_1_DEN0022D.pdf)
- [Arm DEN0006C-1](#)
- 6.06.1 [http://infocenter.arm.com/help/topic/com.arm.doc.den0028b/ARM\\_DEN0028B\\_SMC\\_Calling\\_Convention.pdf](http://infocenter.arm.com/help/topic/com.arm.doc.den0028b/ARM_DEN0028B_SMC_Calling_Convention.pdf)
- [http://infocenter.arm.com/help/topic/com.arm.doc.den0056a/DEN0056A\\_System\\_Control\\_and\\_Management\\_Interface.pdf](http://infocenter.arm.com/help/topic/com.arm.doc.den0056a/DEN0056A_System_Control_and_Management_Interface.pdf)
- [docs/firmware-design.rst](#)

First Stage Boot Loader

Microprocessor Unit

Power State Coordination Interface

Secure Monitor Call

Trusted Firmware for Arm Cortex-A

Boot Loader stage 1

Read Only Memory

Boot Loader stage 2

Boot Loader stage 3-2

Boot Loader stage 3-3

Second Stage Boot Loader



## TF-A overview

---

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

One Time Programmed

Doubledata rate (memory domain)

Secure digital

former spelling for eMMC ('e' in italic)

Universal Asynchronous Receiver/Transmitter

Secure Payload minimal

Secure Payload minimal

Operating System

Trusted Execution Environment

Open Portable Trusted Execution Environment