



TAMP internal peripheral



## Contents

---

1. TAMP internal peripheral .....	3
2. STM32MP15 backup registers .....	6
3. STM32MP15 resources .....	6
4. OP-TEE overview .....	6
5. STM32CubeMX .....	6
6. STM32MPU Embedded Software architecture overview .....	6
7. How to assign an internal peripheral to a runtime context .....	7

# TAMP internal peripheral

Stable: 24.09.2019 - 13:57 / Revision: 19.09.2019 - 13:53

## Contents

1 Article purpose .....	3
2 Peripheral overview .....	3
<b>2.1 Features</b> .....	<b>3</b>
<b>2.2 Security support</b> .....	<b>4</b>
3 Peripheral usage and associated software .....	4
<b>3.1 Boot time</b> .....	<b>4</b>
<b>3.2 Runtime</b> .....	<b>4</b>
3.2.1 Overview .....	4
3.2.2 Software frameworks .....	4
3.2.3 Peripheral configuration .....	4
3.2.4 Peripheral assignment .....	4
4 How to go further .....	6
5 References .....	6

## 1 Article purpose

The purpose of this article is to:

- briefly introduce the TAMP peripheral and its main features
- indicate the level of security supported by this hardware block
- explain how it can be allocated to the three runtime contexts and linked to the corresponding software components
- explain, when necessary, how to configure the TAMP peripheral.

## 2 Peripheral overview

The **TAMP** peripheral is used to prevent any attempt by an attacker to perform an unauthorized physical or electronic action against the device. It also includes the **backup registers** that remain powered-on when the platform is switched off.



**It is important to notice that the backup registers are erased when a tamper detection occurs in TAMP internal peripheral**

### 2.1 Features

Refer to the [STM32MP15 reference manuals](#) for the complete list of features, and to the software components, introduced below, to see which features are implemented.



## 2.2 Security support

The TAMP is a **secure** peripheral. The access to some **backup registers** can be opened to the **non-secure** world via a direct configuration in TAMP, in **secure** mode.

# 3 Peripheral usage and associated software

## 3.1 Boot time

The TAMP is used at boot time to share data between the ROM code, FSBL and SSBL: see **backup registers** for further information.

## 3.2 Runtime

### 3.2.1 Overview

TAMP is seen as a system peripheral, that can be used by the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 secure context with OP-TEE or the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 non-secure context with Linux.

### 3.2.2 Software frameworks

Do	Peri	Software frameworks			Comment
mai Cor tex -A7 sec n- ure (O ure P- TE E)	Cor tex -A7 no n- sec ure (Li nux )	Cortex-M4  (STM32Cube)			
Se cu rity	TA M P	OP-TEE	Linux syscon framework <sup>[1]</sup>		

### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration can be done alone via the **STM32CubeMX** tool for all internal peripherals, and then manually completed (particularly for external peripherals), according to the information given in the corresponding software framework article.


### 3.2.4 Peripheral assignment

**Check boxes** illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via [STM32CubeMX](#).

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in [STM32MP15 reference manuals](#).



Do	Per	Runtime allocation				Comme
ma	in	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)			
ch	era					
er	te					
x-	A					
7	7					
se	se					
cu	cu					
re	re					
(	(					
O	O					
P	P					
T	T					
E	E					
E)	E)					
S	T	TAMP				
e	A					
c	M					
u	P					
r						
i						
t						
y						



---

## 4 How to go further

---

## 5 References

---

- [Documentation/devicetree/bindings/mfd/syscon.txt](#)

Tamper

Read Only Memory

First Stage Boot Loader

Second Stage Boot Loader

Open Portable Trusted Execution Environment

### STM32MP15 backup registers

---

*Stable: 12.02.2019 - 08:18 / Revision: 06.12.2018 - 11:20*

**Invalid target:** no **reviewed** revision corresponds to the given ID.

[Return to STM32MP15 backup registers.](#)

### STM32MP15 resources

---

*Stable: 21.02.2020 - 08:59 / Revision: 14.02.2020 - 10:13*

**Invalid target:** no **reviewed** revision corresponds to the given ID.

[Return to STM32MP15 resources.](#)

### OP-TEE overview

---

*Stable: 12.03.2020 - 12:15 / Revision: 14.10.2019 - 14:35*

**Invalid target:** no **reviewed** revision corresponds to the given ID.

[Return to OP-TEE overview.](#)

### STM32CubeMX

---

*Stable: 31.01.2020 - 13:04 / Revision: 31.01.2020 - 13:02*

**Invalid target:** no **reviewed** revision corresponds to the given ID.

[Return to STM32CubeMX.](#)



TAMP internal peripheral

---

## STM32MPU Embedded Software architecture overview

---

*Stable: 15.10.2019 - 11:55 / Revision: 15.10.2019 - 11:55*

**Invalid target:** no **reviewed** revision corresponds to the given ID.

Return to [STM32MPU Embedded Software architecture overview](#).

---

## How to assign an internal peripheral to a runtime context

---

*Stable: 22.01.2020 - 16:08 / Revision: 22.01.2020 - 10:33*

**Invalid target:** no **reviewed** revision corresponds to the given ID.

Return to [How to assign an internal peripheral to a runtime context](#).