



STM internal peripheral



## Contents

---

1. STM internal peripheral .....	3
2. STM32MP15 resources .....	6
3. Coresight overview .....	9
4. STM32CubeMX .....	13
5. STM32MPU Embedded Software architecture overview .....	16
6. How to assign an internal peripheral to a runtime context .....	19



# STM internal peripheral

Stable: 26.09.2019 - 13:44 / Revision: 26.09.2019 - 13:43

A quality version of this page, [accepted](#) on 26 September 2019, was based off this revision.

## Contents

1 Article purpose .....	3
2 Peripheral overview .....	3
<b>2.1 Features</b> .....	<b>3</b>
<b>2.2 Security support</b> .....	<b>4</b>
3 Peripheral usage and associated software .....	4
<b>3.1 Boot time</b> .....	<b>4</b>
<b>3.2 Runtime</b> .....	<b>4</b>
3.2.1 Overview .....	4
3.2.2 Software frameworks .....	4
3.2.3 Peripheral configuration .....	5
3.2.4 Peripheral assignment .....	5
4 References .....	6

## 1 Article purpose

The purpose of this article is to:

- briefly introduce the STM peripheral and its main features
- indicate the level of security supported by this hardware block
- explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
- explain, when necessary, how to configure the STM peripheral.

## 2 Peripheral overview

The **STM** peripheral is used to log STM trace into the embedded trace FIFO (ETF). This trace can include hardware events (the list is given in the [STM32MP15 reference manuals](#)) or direct 'printf like' log from the Cortex<sup>®</sup>-A7. Once in the ETF buffer, the trace can directly be dumped from the Cortex<sup>®</sup>-A7 or to the trace port interface unit (TPIU), connected to an external probe able to decode it.

### 2.1 Features

Refer to the [STM32MP15 reference manuals](#) for the complete list of features, and to the software components, introduced below, to see which features are really implemented.



## 2.2 Security support

The STM is a **non secure** peripheral.

# 3 Peripheral usage and associated software

## 3.1 Boot time

The STM is not used at boot time.

## 3.2 Runtime

### 3.2.1 Overview

The STM can be assigned to the Cortex<sup>®</sup>-A7 non-secure for using in Linux with [coresight framework](#). This driver allows to select the hardware events (listed in the [STM32MP15 reference manuals](#)) to log via the STM peripheral into the ETF and dump it in the Linux console for analysis.

### 3.2.2 Software frameworks

Do	Peri	Software frameworks			Comment
mai Cor tex -A7 sec ure (O P- TE E)	Cor tex -A7 no n- sec ure (Li nux )	Cortex-M4  (STM32Cube)			
Tr ac e & De bu g	ST M		Linux Coresight framework		

### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration can be done alone via the [STM32CubeMX](#) tool for all internal peripherals, and then manually completed (particularly for external peripherals), according to the information given in the corresponding software framework article.


### 3.2.4 Peripheral assignment

**Check boxes** illustrate the possible peripheral allocations supported by [STM32 MPU Embedded Software](#):

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via [STM32CubeMX](#).

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in [STM32MP15 reference manuals](#).



Do	Per	Runtime allocation			Comme
ma	in	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)		nt
In	sta				
ra	nce				
ce					
	S				



Do ma in e b u g	Per iph era l	Runtime allocation				Comme nt
		STM				

## 4 References

System Trace Module

Open Portable Trusted Execution Environment

## STM internal peripheral

Stable: 24.06.2020 - 17:52 / Revision: 24.06.2020 - 12:32

### Contents

1 Article purpose .....	6
2 Peripheral overview .....	7
<b>2.1 Features</b> .....	<b>7</b>
<b>2.2 Security support</b> .....	<b>7</b>
3 Peripheral usage and associated software .....	7
<b>3.1 Boot time</b> .....	<b>7</b>
<b>3.2 Runtime</b> .....	<b>7</b>
3.2.1 Overview .....	7
3.2.2 Software frameworks .....	7
3.2.3 Peripheral configuration .....	8
3.2.4 Peripheral assignment .....	8
4 References .....	9

## 1 Article purpose

The purpose of this article is to:

- briefly introduce the STM peripheral and its main features
- indicate the level of security supported by this hardware block



- explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
- explain, when necessary, how to configure the STM peripheral.

## 2 Peripheral overview

The **STM** peripheral is used to log STM trace into the embedded trace FIFO (ETF). This trace can include hardware events (the list is given in the [STM32MP15 reference manuals](#)) or direct 'printf like' log from the Cortex<sup>®</sup>-A7. Once in the ETF buffer, the trace can directly be dumped from the Cortex<sup>®</sup>-A7 or to the trace port interface unit (TPIU), connected to an external probe able to decode it.

### 2.1 Features

Refer to the [STM32MP15 reference manuals](#) for the complete list of features, and to the software components, introduced below, to see which features are really implemented.

### 2.2 Security support

The STM is a **non secure** peripheral.

## 3 Peripheral usage and associated software

### 3.1 Boot time

The STM is not used at boot time.

### 3.2 Runtime

#### 3.2.1 Overview

The STM can be assigned to the Cortex<sup>®</sup>-A7 non-secure for using in Linux with [coresight framework](#). This driver allows to select the hardware events (listed in the [STM32MP15 reference manuals](#)) to log via the STM peripheral into the ETF and dump it in the Linux console for analysis.

#### 3.2.2 Software frameworks

Do	Peri	Software frameworks	Comment
mai Cortex	Cor tex		

Do	Peri	Software frameworks			Comment
main secure (OPE-TE) (E)	-A7	Cortex-M4  (STM32Cube)			
	no n-sec ure (Li nux )				
Trace & Debug	STM		Linux Coresight framework		

### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration can be done alone via the [STM32CubeMX](#) tool for all internal peripherals, and then manually completed (particularly for external peripherals), according to the information given in the corresponding software framework article.


### 3.2.4 Peripheral assignment

**Check boxes** illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via [STM32CubeMX](#).

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in [STM32MP15 reference manuals](#).



Do	Peri	Runtime allocation			Comment
main in era x-A	C or t e x - A				





Do ma in st a nc e	Per iph era re ( O P T E E)	Runtime allocation			Comme nt
		Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)		
T ra c e & D e b u g	S T M	STM			

## 4 References

System Trace Module

Open Portable Trusted Execution Environment

## STM internal peripheral

Stable: **Not stable** / Revision: 25.03.2020 - 15:22

### Contents

1 Article purpose .....	10
2 Peripheral overview .....	10
<b>2.1 Features</b> .....	<b>10</b>
<b>2.2 Security support</b> .....	<b>10</b>
3 Peripheral usage and associated software .....	10
<b>3.1 Boot time</b> .....	<b>10</b>



<b>3.2 Runtime</b> .....	<b>11</b>
3.2.1 Overview .....	11
3.2.2 Software frameworks .....	11
3.2.3 Peripheral configuration .....	11
3.2.4 Peripheral assignment .....	11
4 References .....	12

# 1 Article purpose

---

The purpose of this article is to:

- briefly introduce the STM peripheral and its main features
- indicate the level of security supported by this hardware block
- explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
- explain, when necessary, how to configure the STM peripheral.

# 2 Peripheral overview

---

The **STM** peripheral is used to log STM trace into the embedded trace FIFO (ETF). This trace can include hardware events (the list is given in the [STM32MP15 reference manuals](#)) or direct 'printf like' log from the Cortex<sup>®</sup>-A7. Once in the ETF buffer, the trace can directly be dumped from the Cortex<sup>®</sup>-A7 or to the trace port interface unit (TPIU), connected to an external probe able to decode it.

## 2.1 Features

Refer to the [STM32MP15 reference manuals](#) for the complete list of features, and to the software components, introduced below, to see which features are really implemented.

## 2.2 Security support

The STM is a **non secure** peripheral.

# 3 Peripheral usage and associated software

---

## 3.1 Boot time

The STM is not used at boot time.



## 3.2 Runtime

### 3.2.1 Overview

The STM can be assigned to the Cortex<sup>®</sup>-A7 non-secure for using in Linux with [coresight framework](#). This driver allows to select the hardware events (listed in the [STM32MP15 reference manuals](#)) to log via the STM peripheral into the ETF and dump it in the Linux console for analysis.

### 3.2.2 Software frameworks

Do	Peri	Software frameworks			Comment
mai Cort ex -A7 sec n- sec ure (O P- TE E)	Cor tex -A7 no n- sec ure (Li nux )	Cortex-M4  (STM32Cube)			
Tr ac e & De bu g	ST M		Linux Coresight framework		

### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration can be done alone via the [STM32CubeMX](#) tool for all internal peripherals, and then manually completed (particularly for external peripherals), according to the information given in the corresponding software framework article.


### 3.2.4 Peripheral assignment

**Check boxes** illustrate the possible peripheral allocations supported by [STM32 MPU Embedded Software](#):

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via [STM32CubeMX](#).

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in [STM32MP15 reference manuals](#).



Do	Per	Runtime allocation				Comme
ma	in					nt
Insta	Cortex-A7 secure (OPTEE)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)			
Trace & Debug	STM	STM				

## 4 References



System Trace Module

Open Portable Trusted Execution Environment

# STM internal peripheral

Stable: **Not stable** / Revision: 12.06.2020 - 13:25

## Contents

1 Article purpose .....	13
2 Peripheral overview .....	13
<b>2.1 Features</b> .....	<b>14</b>
<b>2.2 Security support</b> .....	<b>14</b>
3 Peripheral usage and associated software .....	14
<b>3.1 Boot time</b> .....	<b>14</b>
<b>3.2 Runtime</b> .....	<b>14</b>
3.2.1 Overview .....	14
3.2.2 Software frameworks .....	14
3.2.3 Peripheral configuration .....	15
3.2.4 Peripheral assignment .....	15
4 References .....	16

## 1 Article purpose

The purpose of this article is to:

- briefly introduce the STM peripheral and its main features
- indicate the level of security supported by this hardware block
- explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
- explain, when necessary, how to configure the STM peripheral.

## 2 Peripheral overview

The **STM** peripheral is used to log STM trace into the embedded trace FIFO (ETF). This trace can include hardware events (the list is given in the [STM32MP15 reference manuals](#)) or direct 'printf like' log from the Cortex<sup>®</sup>-A7. Once in the ETF buffer, the trace can directly be dumped from the Cortex<sup>®</sup>-A7 or to the trace port interface unit (TPIU), connected to an external probe able to decode it.



## 2.1 Features

Refer to the [STM32MP15 reference manuals](#) for the complete list of features, and to the software components, introduced below, to see which features are really implemented.

## 2.2 Security support

The STM is a **non secure** peripheral.

# 3 Peripheral usage and associated software

## 3.1 Boot time

The STM is not used at boot time.

## 3.2 Runtime

### 3.2.1 Overview

The STM can be assigned to the Cortex<sup>®</sup>-A7 non-secure for using in Linux with [coresight framework](#). This driver allows to select the hardware events (listed in the [STM32MP15 reference manuals](#)) to log via the STM peripheral into the ETF and dump it in the Linux console for analysis.

### 3.2.2 Software frameworks

Do	Peri	Software frameworks			Comment
mai Cortex -A7 non-secure (OPTEE)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)			
Trace & De	ST	Linux Coresight			

Do	Peri	Software frameworks		Comment
main	Peripheral		framework	

### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration can be done alone via the **STM32CubeMX** tool for all internal peripherals, and then manually completed (particularly for external peripherals), according to the information given in the corresponding software framework article.


### 3.2.4 Peripheral assignment

**Check boxes** illustrate the possible peripheral allocations supported by **STM32 MPU Embedded Software**:

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via **STM32CubeMX**.

The present chapter describes **STMicroelectronics** recommendations or choice of implementation. Additional possibilities might be described in **STM32MP15** reference manuals.



Do	Peri	Runtime allocation			Comme
main	Peripheral				
In	Core	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)		
sta					
ncu					
re					
e					
T					
ra					
c					



Do ma in D e b u g	Per iph era M	Runtime allocation				Comme nt
		STM				

## 4 References

System Trace Module

Open Portable Trusted Execution Environment

## STM internal peripheral

Stable: 15.10.2019 - 11:55 / Revision: 15.10.2019 - 11:55

### Contents

1 Article purpose .....	16
2 Peripheral overview .....	17
<b>2.1 Features</b> .....	<b>17</b>
<b>2.2 Security support</b> .....	<b>17</b>
3 Peripheral usage and associated software .....	17
<b>3.1 Boot time</b> .....	<b>17</b>
<b>3.2 Runtime</b> .....	<b>17</b>
3.2.1 Overview .....	17
3.2.2 Software frameworks .....	17
3.2.3 Peripheral configuration .....	18
3.2.4 Peripheral assignment .....	18
4 References .....	19

## 1 Article purpose

The purpose of this article is to:

- briefly introduce the STM peripheral and its main features





- indicate the level of security supported by this hardware block
- explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
- explain, when necessary, how to configure the STM peripheral.

## 2 Peripheral overview

The **STM** peripheral is used to log STM trace into the embedded trace FIFO (ETF). This trace can include hardware events (the list is given in the [STM32MP15 reference manuals](#)) or direct 'printf like' log from the Cortex<sup>®</sup>-A7. Once in the ETF buffer, the trace can directly be dumped from the Cortex<sup>®</sup>-A7 or to the trace port interface unit (TPIU), connected to an external probe able to decode it.

### 2.1 Features

Refer to the [STM32MP15 reference manuals](#) for the complete list of features, and to the software components, introduced below, to see which features are really implemented.

### 2.2 Security support

The STM is a **non secure** peripheral.

## 3 Peripheral usage and associated software

### 3.1 Boot time

The STM is not used at boot time.

### 3.2 Runtime

#### 3.2.1 Overview

The STM can be assigned to the Cortex<sup>®</sup>-A7 non-secure for using in Linux with [coresight](#) framework. This driver allows to select the hardware events (listed in the [STM32MP15 reference manuals](#)) to log via the STM peripheral into the ETF and dump it in the Linux console for analysis.

#### 3.2.2 Software frameworks

Do	Peri	Software frameworks	Comment
mai Cor	Cor		

Do	Peri	Software frameworks			Comment
main text -A7 secure non-secure (O P- TE E) Linux	text -A7 non-secure (Linux)	Cortex-M4  (STM32Cube)			
	Trace & Debug	STM	Linux Coresight framework		

### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration can be done alone via the STM32CubeMX tool for all internal peripherals, and then manually completed (particularly for external peripherals), according to the information given in the corresponding software framework article.


### 3.2.4 Peripheral assignment

Check boxes illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via STM32CubeMX.

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in STM32MP15 reference manuals.



Do	Peri	Runtime allocation			Comment
main	intermediate				



Do	Per	Runtime allocation				Comme nt
ma in st a nc e	in A 7 se cure ( O P- T E E)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)			
T ra c e & D e b u g	S T M	STM				

## 4 References

System Trace Module

Open Portable Trusted Execution Environment

## STM internal peripheral

Stable: **Not stable** / Revision: 24.06.2020 - 11:43

### Contents

1 Article purpose .....	20
2 Peripheral overview .....	20
<b>2.1 Features</b> .....	<b>20</b>
<b>2.2 Security support</b> .....	<b>20</b>



3 Peripheral usage and associated software .....	21
<b>3.1 Boot time</b> .....	<b>21</b>
<b>3.2 Runtime</b> .....	<b>21</b>
3.2.1 Overview .....	21
3.2.2 Software frameworks .....	21
3.2.3 Peripheral configuration .....	21
3.2.4 Peripheral assignment .....	21
4 References .....	23

## 1 Article purpose

---

The purpose of this article is to:

- briefly introduce the STM peripheral and its main features
- indicate the level of security supported by this hardware block
- explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
- explain, when necessary, how to configure the STM peripheral.

## 2 Peripheral overview

---

The **STM** peripheral is used to log STM trace into the embedded trace FIFO (ETF). This trace can include hardware events (the list is given in the [STM32MP15 reference manuals](#)) or direct 'printf like' log from the Cortex<sup>®</sup>-A7. Once in the ETF buffer, the trace can directly be dumped from the Cortex<sup>®</sup>-A7 or to the trace port interface unit (TPIU), connected to an external probe able to decode it.

### 2.1 Features

Refer to the [STM32MP15 reference manuals](#) for the complete list of features, and to the software components, introduced below, to see which features are really implemented.

### 2.2 Security support

The STM is a **non secure** peripheral.



# 3 Peripheral usage and associated software

## 3.1 Boot time

The STM is not used at boot time.

## 3.2 Runtime

### 3.2.1 Overview

The STM can be assigned to the Cortex<sup>®</sup>-A7 non-secure for using in Linux with coresight framework. This driver allows to select the hardware events (listed in the STM32MP15 reference manuals) to log via the STM peripheral into the ETF and dump it in the Linux console for analysis.

### 3.2.2 Software frameworks

Do	Peri	Software frameworks			Comment
main Cortex -A7 non-secure (OTEPE)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)			
Trace & Debug	STM		Linux Coresight framework		

### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration can be done alone via the STM32CubeMX tool for all internal peripherals, and then manually completed (particularly for external peripherals), according to the information given in the corresponding software framework article.


### 3.2.4 Peripheral assignment

**Check boxes** illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via [STM32CubeMX](#).

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in [STM32MP15 reference manuals](#).



Do	Per	Runtime allocation				Comme
ma	in					nt
in	era					
	or					
	te					
	x-					
	A					
In	7					
st	se	Cortex-A7	Cortex-M4			
a	cu	non-secure	(STM32Cube)			
nc	re	(Linux)				
e	(					
	O					
	P-					
	T					
	E					
	E)					
T						
ra						
c						
e						
&						
D						
e						
b						
u						
g						
	STM	STM				



## 4 References

---

System Trace Module

Open Portable Trusted Execution Environment