



## STM32MP15 RAM mapping



---

## Contents

---

1. STM32MP15 RAM mapping .....	3
2. Boot chain overview .....	11
3. Coprocessor management overview .....	20
4. MCU SRAM internal memory .....	29
5. Power overview .....	38
6. RCC internal peripheral .....	47
7. RETRAM internal memory .....	56
8. Reserved memory .....	65
9. STM32MP15 ROM code overview .....	74
10. STM32MP15 resources .....	83
11. STM32MPU Embedded Software architecture overview .....	92



A quality version of this page, approved on 12 October 2020, was based off this revision.

## Contents

1 Overview .....	4
2 Arm core characteristics .....	5
2.1 Reset address .....	5
2.2 Cortex-M4 multiple ports .....	5
3 Memory mapping .....	7
3.1 Overall memory mapping .....	7
3.2 Zoom in the Cortex-A7/Cortex-M4 shared memory .....	7
3.3 Possible customization of shared RAM memory .....	8
3.3.1 Overview .....	8
3.3.2 How to do that in practice .....	8
3.3.2.1 RETRAM .....	8
3.3.2.2 MCU SRAM4 .....	9
3.3.2.3 MCU SRAM3 .....	10
3.3.2.4 MCU SRAM1 & SRAM2 .....	10



---

## 1 Overview

---

This article shows the default memory mapping defined by STMicroelectronics in STM32MPU Embedded Software. It uses a subset of all memory regions that are exposed at hardware level: customers may use other memory regions or aliases that are not shown here but are described in the STM32MP15 reference manuals.

## 2 Arm core characteristics

The integration of Arm®Cortex® cores sets some constraints on the device memory mapping: the main ones are listed in this article.

### 2.1 Reset address

Arm®Cortex® cores start running from address 0x00000000 on reset, which is why this address respectively points to:


- The ROM code on the Cortex-A7 side. This read-only memory embeds the boot code that is executed when the platform boots (and executes the boot chain) or wakes up from low power STANDBY mode.
- The Retention RAM on the Cortex-M4 side. This needs to be loaded by the Cortex-A7 before releasing the Cortex-M4 reset (in the RCC) and getting it running. This is done by Linux coprocessor management, by default.

Note: since the Cortex-A7 has its ROM code mapped at address 0x00000000, it uses a hardware alias to access the retention RAM at address 0x38000000

### 2.2 Cortex-M4 multiple ports

The Cortex-M4 is connected to the interconnect (ML-AHB) via three ports, listed below and shown in the following figure:

- I-bus is used to fetch code instructions in the 0x00000000--0x1FFFFFFF address range
- D-bus is used to read/write data in the 0x00000000--0x1FFFFFFF address range
- S-bus is used for all accesses in the 0x20000000--0xFFFFFFFF address range; all STM32MP15 internal peripherals registers are mapped in this range.





Balancing the Cortex-M4 firmware accesses among those ports allows tuning of the system performance, which is why the MCU SRAM is defined in the first address range (from 0x10000000), but is also visible in the second range (from 0x30000000) in the STM32MP15 reference manuals.


Nevertheless, it is important to notice that the Cortex-M4 embedded in the STM32MP15 only allows hardware breakpoints to be set on the address range covered by the I-bus. Thus any code accessed via the S-bus has to be debugged through software breakpoints.



### 3 Memory mapping


#### 3.1 Overall memory mapping

The memory mapping below is a subset of all regions that are exposed at hardware level: it shows the default configuration used in OpenSTLinux but the customer may choose a different mapping to take advantage of other address ranges defined in STM32MP15 reference manuals.



#### 3.2 Zoom in the Cortex-A7/Cortex-M4 shared memory

The figure below is a zoom of the RAM areas that are shared between the Cortex-A7 non-secure and the Cortex-M4. This mapping is STMicroelectronics' default implementation that can be freely adapted by customers to fit to other needs.



### 3.3 Possible customization of shared RAM memory

As described in [MCU SRAM internal memory](#), ST has defined a memory mapping to be able to enable all the possible use cases in parallel but this can be customized depending on customer use cases.

#### 3.3.1 Overview

- **RETRAM** is not used except for the vector table which must be stored at address 0. The rest of this memory section can be used for any purpose.
- **MCU SRAM1** (Code) and **SRAM2** (Data) sizes can be tuned depending on user needs to better use physical area of 256KB.
- **MCU SRAM3** (IPC Buffers) can be used for other purpose if IPC is not used
- **MCU SRAM4** (DMA) can be used for other purpose if DMA1 and/or DMA2 is not used in chained mode (using MDMA)

#### 3.3.2 How to do that in practice

The memory usage is defined in both Cortex contexts:

- on Cortex-A7: in Linux device tree, using `Reserved_memory` mechanism
- on Cortex-M4: in the linker script

To ensure the consistency of the system, both memory declarations have to be updated according to the expected configuration.

##### 3.3.2.1 RETRAM

By default the RETRAM is reserved for the Cortex-M4 firmware and only the vector table uses it. The base address is fixed, the vector table section of the M4 firmware needs to be at this place but other sections may be added on top.

- Linux Device tree

"retram" memory region declaration (no update needed):



```
retram: retram@0x38000000 {
    compatible = "shared-dma-pool";
    reg = <0x38000000 0x10000>;
    no-map;
};
```

No update needed for m4\_proc node.

```
&m4_rproc {
    memory-region = <&retram>, <&mcucram>, <&mcucram2>, <&vdev0vring0>,
                  <&vdev0vring1>, <&vdev0buffer>;
    ranges = <0x00000000 0x38000000 0x10000>,
            <0x30000000 0x30000000 0x60000>,
            <0x10000000 0x10000000 0x60000>;
};
```

- Cortex-M4 STM32Cube firmware

In STM32Cube linker script definition (.ld): keep vector table "m\_interrupts" but any new section can be added on top to use RETRAM free memory space:

```
MEMORY
{
    m_interrupts (RX) : ORIGIN = 0x00000000, LENGTH = 0x00000298
    m_any_section .... : .....
}
```

### 3.3.2.2 MCU SRAM4

By default the MCU SRAM4 is reserved for DMA chaining for Linux features. It can be freed for some other purposes by removing following:

- Linux device tree

Remove followings declarations:

```
sram: sram@10050000 {
    compatible = "mmio-sram";
    reg = <0x10050000 0x10000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x10050000 0x10000>;

    dma_pool: dma_pool@0 {
        reg = <0x0 0x10000>;
        pool;
    };
};
```

```
&dma1 {
    sram = <&dma_pool>;
};

&dma2 {
    sram = <&dma_pool>;
};
```



### 3.3.2.3 MCU SRAM3

By default the MCU SRAM3 is reserved for the IPC. It can be freed for some other purposes by removing following:

- Linux device tree

Remove followings memory region declarations:

```
vdev0vring0: vdev0vring0@10040000 {
    compatible = "shared-dma-pool";
    reg = <0x10040000 0x2000>;
    no-map;
};

vdev0vring1: vdev0vring1@10042000 {
    compatible = "shared-dma-pool";
    reg = <0x10042000 0x2000>;
    no-map;
};

vdev0buffer: vdev0buffer@10044000 {
    compatible = "shared-dma-pool";
    reg = <0x10044000 0x4000>;
    no-map;
};
```

Remove associated reference in m4\_rproc node:

```
&m4_rproc {
    memory-region = <&retram>, <&mcuram>, <&mcuram2>,
                   <&vdev0vring0>, <&vdev0vring1>, <&vdev0buffer>;
    ranges = <0x00000000 0x38000000 0x10000>,
            <0x30000000 0x30000000 0x60000>,
            <0x10000000 0x10000000 0x60000>;
};
```

- Cortex-M4 STM32Cube firmware:

Must be aligned with STM32Cube linker script definition (.ld), remove "m\_ipc\_shm":

```
MEMORY
{
    m_ipc_shm    (RW)  : ORIGIN = 0x10040000, LENGTH = 0x00008000
}
```

### 3.3.2.4 MCU SRAM1 & SRAM2

By default the MCU SRAM1 & SRAM2 are reserved for the STM32Cube firmware. This can be optimized depending on the firmware needs.

- Linux device tree

Only one section is declared for STM32Cube firmware code and data in Linux device tree

Notice that the MCURAM is aliased so accessible at addresses 0x10000000 or 0x30000000. In consequence mcuram and mcuram2 memory sections definitions have to be coherent.

```
mcuram: mcuram@ 0x30000000 {
    compatible = "shared-dma-pool";
    reg = <0x30000000 0x40000>; /* define memory base and size for Cortex-M4
firmware*/
    no-map;
```



```

    };
    mcuram2: mcuram2@0x10000000 {
        compatible = "shared-dma-pool";
        reg = <0x10000000 0x40000>; /* define memory base and size for Cortex-M4
firmware*/
        no-map;
    };

```

No update needed for m4\_proc node.

```

&m4_rproc {
    memory-region = <&retiram>, <&mcuram>, <&mcuram2>, <&vdev0vring0>,
        <&vdev0vring1>, <&vdev0buffer>;

    ranges = <0x00000000 0x38000000 0x10000>,
        <0x30000000 0x30000000 0x60000>,
        <0x10000000 0x10000000 0x60000>;
}

```

- Cortex-M4 STM32Cube firmware

The memory mapping you have defined on Linux side (freed for M4 usage) needs to be consistent with STM32Cube linker script definition (.ld):

```

MEMORY
{
    m_interrupts (RX) : ORIGIN = 0x00000000, LENGTH = 0x00000298
    m_text (RX) : ORIGIN = 0x10000000, LENGTH = 0x00020000
    m_data (RW) : ORIGIN = 0x10020000, LENGTH = 0x00020000
    m_ipc_shm (RW) : ORIGIN = 0x10040000, LENGTH = 0x00008000
}

```

Arm® is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



Cortex®

Linux® is a registered trademark of Linus Torvalds.

Read Only Memory

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

Advanced High-performance Bus

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Inter-Processor Communication

Direct Memory Access

Receive

Stable: 12.03.2021 - 11:29 / Revision: 12.03.2021 - 11:15



## Contents

1 Overview .....	13
2 Arm core characteristics .....	14
2.1 Reset address .....	14
2.2 Cortex-M4 multiple ports .....	14
3 Memory mapping .....	16
3.1 Overall memory mapping .....	16
3.2 Zoom in the Cortex-A7/Cortex-M4 shared memory .....	16
3.3 Possible customization of shared RAM memory .....	17
3.3.1 Overview .....	17
3.3.2 How to do that in practice .....	17
3.3.2.1 RETRAM .....	17
3.3.2.2 MCU SRAM4 .....	18
3.3.2.3 MCU SRAM3 .....	19
3.3.2.4 MCU SRAM1 & SRAM2 .....	19



---

## 1 Overview

---

This article shows the default memory mapping defined by STMicroelectronics in STM32MPU Embedded Software. It uses a subset of all memory regions that are exposed at hardware level: customers may use other memory regions or aliases that are not shown here but are described in the STM32MP15 reference manuals.

## 2 Arm core characteristics

The integration of Arm®Cortex® cores sets some constraints on the device memory mapping: the main ones are listed in this article.

### 2.1 Reset address

Arm®Cortex® cores start running from address 0x00000000 on reset, which is why this address respectively points to:


- The ROM code on the Cortex-A7 side. This read-only memory embeds the boot code that is executed when the platform boots (and executes the boot chain) or wakes up from low power STANDBY mode.
- The Retention RAM on the Cortex-M4 side. This needs to be loaded by the Cortex-A7 before releasing the Cortex-M4 reset (in the RCC) and getting it running. This is done by Linux coprocessor management, by default.

Note: since the Cortex-A7 has its ROM code mapped at address 0x00000000, it uses a hardware alias to access the retention RAM at address 0x38000000

### 2.2 Cortex-M4 multiple ports

The Cortex-M4 is connected to the interconnect (ML-AHB) via three ports, listed below and shown in the following figure:

- I-bus is used to fetch code instructions in the 0x00000000--0x1FFFFFFF address range
- D-bus is used to read/write data in the 0x00000000--0x1FFFFFFF address range
- S-bus is used for all accesses in the 0x20000000--0xFFFFFFFF address range; all STM32MP15 internal peripherals registers are mapped in this range.





Balancing the Cortex-M4 firmware accesses among those ports allows tuning of the system performance, which is why the MCU SRAM is defined in the first address range (from 0x10000000), but is also visible in the second range (from 0x30000000) in the STM32MP15 reference manuals.


Nevertheless, it is important to notice that the Cortex-M4 embedded in the STM32MP15 only allows hardware breakpoints to be set on the address range covered by the I-bus. Thus any code accessed via the S-bus has to be debugged through software breakpoints.



### 3 Memory mapping


#### 3.1 Overall memory mapping

The memory mapping below is a subset of all regions that are exposed at hardware level: it shows the default configuration used in OpenSTLinux but the customer may choose a different mapping to take advantage of other address ranges defined in STM32MP15 reference manuals.



#### 3.2 Zoom in the Cortex-A7/Cortex-M4 shared memory

The figure below is a zoom of the RAM areas that are shared between the Cortex-A7 non-secure and the Cortex-M4. This mapping is STMicroelectronics' default implementation that can be freely adapted by customers to fit to other needs.



### 3.3 Possible customization of shared RAM memory

As described in [MCU SRAM internal memory](#), ST has defined a memory mapping to be able to enable all the possible use cases in parallel but this can be customized depending on customer use cases.

#### 3.3.1 Overview

- **RETRAM** is not used except for the vector table which must be stored at address 0. The rest of this memory section can be used for any purpose.
- **MCU SRAM1** (Code) and **SRAM2** (Data) sizes can be tuned depending on user needs to better use physical area of 256KB.
- **MCU SRAM3** (IPC Buffers) can be used for other purpose if IPC is not used
- **MCU SRAM4** (DMA) can be used for other purpose if DMA1 and/or DMA2 is not used in chained mode (using MDMA)

#### 3.3.2 How to do that in practice

The memory usage is defined in both Cortex contexts:

- on Cortex-A7: in Linux device tree, using `Reserved_memory` mechanism
- on Cortex-M4: in the linker script

To ensure the consistency of the system, both memory declarations have to be updated according to the expected configuration.

##### 3.3.2.1 RETRAM

By default the RETRAM is reserved for the Cortex-M4 firmware and only the vector table uses it. The base address is fixed, the vector table section of the M4 firmware needs to be at this place but other sections may be added on top.

- Linux Device tree

"retram" memory region declaration (no update needed):



```
retram: retram@0x38000000 {
    compatible = "shared-dma-pool";
    reg = <0x38000000 0x10000>;
    no-map;
};
```

No update needed for m4\_proc node.

```
&m4_rproc {
    memory-region = <&retram>, <&mcram>, <&mcram2>, <&vdev0vring0>,
                  <&vdev0vring1>, <&vdev0buffer>;
    ranges = <0x00000000 0x38000000 0x10000>,
            <0x30000000 0x30000000 0x60000>,
            <0x10000000 0x10000000 0x60000>;
};
```

- Cortex-M4 STM32Cube firmware

In STM32Cube linker script definition (.ld): keep vector table "m\_interrupts" but any new section can be added on top to use RETRAM free memory space:

```
MEMORY
{
    m_interrupts (RX) : ORIGIN = 0x00000000, LENGTH = 0x00000298
    m_any_section .... : .....
}
```

### 3.3.2.2 MCU SRAM4

By default the MCU SRAM4 is reserved for DMA chaining for Linux features. It can be freed for some other purposes by removing following:

- Linux device tree

Remove followings declarations:

```
sram: sram@10050000 {
    compatible = "mmio-sram";
    reg = <0x10050000 0x10000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x10050000 0x10000>;

    dma_pool: dma_pool@0 {
        reg = <0x0 0x10000>;
        pool;
    };
};
```

```
&dma1 {
    sram = <&dma_pool>;
};

&dma2 {
    sram = <&dma_pool>;
};
```



### 3.3.2.3 MCU SRAM3

By default the MCU SRAM3 is reserved for the IPC. It can be freed for some other purposes by removing following:

- Linux device tree

Remove followings memory region declarations:

```
vdev0vring0: vdev0vring0@10040000 {
    compatible = "shared-dma-pool";
    reg = <0x10040000 0x2000>;
    no-map;
};

vdev0vring1: vdev0vring1@10042000 {
    compatible = "shared-dma-pool";
    reg = <0x10042000 0x2000>;
    no-map;
};

vdev0buffer: vdev0buffer@10044000 {
    compatible = "shared-dma-pool";
    reg = <0x10044000 0x4000>;
    no-map;
};
```

Remove associated reference in m4\_rproc node:

```
&m4_rproc {
    memory-region = <&retram>, <&mcuram>, <&mcuram2>,
                   <&vdev0vring0>, <&vdev0vring1>, <&vdev0buffer>;
    ranges = <0x00000000 0x38000000 0x10000>,
            <0x30000000 0x30000000 0x60000>,
            <0x10000000 0x10000000 0x60000>;
};
```

- Cortex-M4 STM32Cube firmware:

Must be aligned with STM32Cube linker script definition (.ld), remove "m\_ipc\_shm":

```
MEMORY
{
    m_ipc_shm    (RW)  : ORIGIN = 0x10040000, LENGTH = 0x00008000
}
```

### 3.3.2.4 MCU SRAM1 & SRAM2

By default the MCU SRAM1 & SRAM2 are reserved for the STM32Cube firmware. This can be optimized depending on the firmware needs.

- Linux device tree

Only one section is declared for STM32Cube firmware code and data in Linux device tree

Notice that the MCURAM is aliased so accessible at addresses 0x10000000 or 0x30000000. In consequence mcuram and mcuram2 memory sections definitions have to be coherent.

```
mcuram: mcuram@ 0x30000000 {
    compatible = "shared-dma-pool";
    reg = <0x30000000 0x40000>; /* define memory base and size for Cortex-M4
firmware*/
    no-map;
```



```

    };
    mcuram2: mcuram2@0x10000000 {
        compatible = "shared-dma-pool";
        reg = <0x10000000 0x40000>; /* define memory base and size for Cortex-M4
firmware*/
        no-map;
    };

```

No update needed for m4\_proc node.

```

&m4_rproc {
    memory-region = <&retiram>, <&mcuram>, <&mcuram2>, <&vdev0vring0>,
        <&vdev0vring1>, <&vdev0buffer>;

    ranges = <0x00000000 0x38000000 0x10000>,
        <0x30000000 0x30000000 0x60000>,
        <0x10000000 0x10000000 0x60000>;
}

```

- Cortex-M4 STM32Cube firmware

The memory mapping you have defined on Linux side (freed for M4 usage) needs to be consistent with STM32Cube linker script definition (.ld):

```

MEMORY
{
    m_interrupts (RX) : ORIGIN = 0x00000000, LENGTH = 0x00000298
    m_text (RX) : ORIGIN = 0x10000000, LENGTH = 0x00020000
    m_data (RW) : ORIGIN = 0x10020000, LENGTH = 0x00020000
    m_ipc_shm (RW) : ORIGIN = 0x10040000, LENGTH = 0x00008000
}

```

Arm® is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



Cortex®

Linux® is a registered trademark of Linus Torvalds.

Read Only Memory

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

Advanced High-performance Bus

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Inter-Processor Communication

Direct Memory Access

Receive

Stable: 08.03.2021 - 16:07 / Revision: 16.02.2021 - 17:01



## Contents

1 Overview .....	22
2 Arm core characteristics .....	23
2.1 Reset address .....	23
2.2 Cortex-M4 multiple ports .....	23
3 Memory mapping .....	25
3.1 Overall memory mapping .....	25
3.2 Zoom in the Cortex-A7/Cortex-M4 shared memory .....	25
3.3 Possible customization of shared RAM memory .....	26
3.3.1 Overview .....	26
3.3.2 How to do that in practice .....	26
3.3.2.1 RETRAM .....	26
3.3.2.2 MCU SRAM4 .....	27
3.3.2.3 MCU SRAM3 .....	28
3.3.2.4 MCU SRAM1 & SRAM2 .....	28



---

## 1 Overview

---

This article shows the default memory mapping defined by STMicroelectronics in STM32MPU Embedded Software. It uses a subset of all memory regions that are exposed at hardware level: customers may use other memory regions or aliases that are not shown here but are described in the STM32MP15 reference manuals.

## 2 Arm core characteristics

The integration of Arm®Cortex® cores sets some constraints on the device memory mapping: the main ones are listed in this article.

### 2.1 Reset address

Arm®Cortex® cores start running from address 0x00000000 on reset, which is why this address respectively points to:


- The ROM code on the Cortex-A7 side. This read-only memory embeds the boot code that is executed when the platform boots (and executes the boot chain) or wakes up from low power STANDBY mode.
- The Retention RAM on the Cortex-M4 side. This needs to be loaded by the Cortex-A7 before releasing the Cortex-M4 reset (in the RCC) and getting it running. This is done by Linux coprocessor management, by default.

Note: since the Cortex-A7 has its ROM code mapped at address 0x00000000, it uses a hardware alias to access the retention RAM at address 0x38000000

### 2.2 Cortex-M4 multiple ports

The Cortex-M4 is connected to the interconnect (ML-AHB) via three ports, listed below and shown in the following figure:

- I-bus is used to fetch code instructions in the 0x00000000--0x1FFFFFFF address range
- D-bus is used to read/write data in the 0x00000000--0x1FFFFFFF address range
- S-bus is used for all accesses in the 0x20000000--0xFFFFFFFF address range; all STM32MP15 internal peripherals registers are mapped in this range.





Balancing the Cortex-M4 firmware accesses among those ports allows tuning of the system performance, which is why the MCU SRAM is defined in the first address range (from 0x10000000), but is also visible in the second range (from 0x30000000) in the STM32MP15 reference manuals.


Nevertheless, it is important to notice that the Cortex-M4 embedded in the STM32MP15 only allows hardware breakpoints to be set on the address range covered by the I-bus. Thus any code accessed via the S-bus has to be debugged through software breakpoints.



### 3 Memory mapping


#### 3.1 Overall memory mapping

The memory mapping below is a subset of all regions that are exposed at hardware level: it shows the default configuration used in OpenSTLinux but the customer may choose a different mapping to take advantage of other address ranges defined in STM32MP15 reference manuals.



#### 3.2 Zoom in the Cortex-A7/Cortex-M4 shared memory

The figure below is a zoom of the RAM areas that are shared between the Cortex-A7 non-secure and the Cortex-M4. This mapping is STMicroelectronics' default implementation that can be freely adapted by customers to fit to other needs.



### 3.3 Possible customization of shared RAM memory

As described in [MCU SRAM internal memory](#), ST has defined a memory mapping to be able to enable all the possible use cases in parallel but this can be customized depending on customer use cases.

#### 3.3.1 Overview

- **RETRAM** is not used except for the vector table which must be stored at address 0. The rest of this memory section can be used for any purpose.
- **MCU SRAM1** (Code) and **SRAM2** (Data) sizes can be tuned depending on user needs to better use physical area of 256KB.
- **MCU SRAM3** (IPC Buffers) can be used for other purpose if IPC is not used
- **MCU SRAM4** (DMA) can be used for other purpose if DMA1 and/or DMA2 is not used in chained mode (using MDMA)

#### 3.3.2 How to do that in practice

The memory usage is defined in both Cortex contexts:

- on Cortex-A7: in Linux device tree, using `Reserved_memory` mechanism
- on Cortex-M4: in the linker script

To ensure the consistency of the system, both memory declarations have to be updated according to the expected configuration.

##### 3.3.2.1 RETRAM

By default the RETRAM is reserved for the Cortex-M4 firmware and only the vector table uses it. The base address is fixed, the vector table section of the M4 firmware needs to be at this place but other sections may be added on top.

- Linux Device tree

"retram" memory region declaration (no update needed):



```
retram: retram@0x38000000 {
    compatible = "shared-dma-pool";
    reg = <0x38000000 0x10000>;
    no-map;
};
```

No update needed for m4\_proc node.

```
&m4_rproc {
    memory-region = <&retram>, <&mcuam>, <&mcuam2>, <&vdev0vring0>,
                  <&vdev0vring1>, <&vdev0buffer>;
    ranges = <0x00000000 0x38000000 0x10000>,
            <0x30000000 0x30000000 0x60000>,
            <0x10000000 0x10000000 0x60000>;
};
```

- Cortex-M4 STM32Cube firmware

In STM32Cube linker script definition (.ld): keep vector table "m\_interrupts" but any new section can be added on top to use RETRAM free memory space:

```
MEMORY
{
    m_interrupts (RX) : ORIGIN = 0x00000000, LENGTH = 0x00000298
    m_any_section .... : .....
}
```

### 3.3.2.2 MCU SRAM4

By default the MCU SRAM4 is reserved for DMA chaining for Linux features. It can be freed for some other purposes by removing following:

- Linux device tree

Remove followings declarations:

```
sram: sram@10050000 {
    compatible = "mmio-sram";
    reg = <0x10050000 0x10000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x10050000 0x10000>;

    dma_pool: dma_pool@0 {
        reg = <0x0 0x10000>;
        pool;
    };
};
```

```
&dma1 {
    sram = <&dma_pool>;
};

&dma2 {
    sram = <&dma_pool>;
};
```



### 3.3.2.3 MCU SRAM3

By default the MCU SRAM3 is reserved for the IPC. It can be freed for some other purposes by removing following:

- Linux device tree

Remove followings memory region declarations:

```
vdev0vring0: vdev0vring0@10040000 {
    compatible = "shared-dma-pool";
    reg = <0x10040000 0x2000>;
    no-map;
};

vdev0vring1: vdev0vring1@10042000 {
    compatible = "shared-dma-pool";
    reg = <0x10042000 0x2000>;
    no-map;
};

vdev0buffer: vdev0buffer@10044000 {
    compatible = "shared-dma-pool";
    reg = <0x10044000 0x4000>;
    no-map;
};
```

Remove associated reference in m4\_rproc node:

```
&m4_rproc {
    memory-region = <&retram>, <&mcuram>, <&mcuram2>,
                   <&vdev0vring0>, <&vdev0vring1>, <&vdev0buffer>;
    ranges = <0x00000000 0x38000000 0x10000>,
            <0x30000000 0x30000000 0x60000>,
            <0x10000000 0x10000000 0x60000>;
};
```

- Cortex-M4 STM32Cube firmware:

Must be aligned with STM32Cube linker script definition (.ld), remove "m\_ipc\_shm":

```
MEMORY
{
    m_ipc_shm    (RW)  : ORIGIN = 0x10040000, LENGTH = 0x00008000
}
```

### 3.3.2.4 MCU SRAM1 & SRAM2

By default the MCU SRAM1 & SRAM2 are reserved for the STM32Cube firmware. This can be optimized depending on the firmware needs.

- Linux device tree

Only one section is declared for STM32Cube firmware code and data in Linux device tree

Notice that the MCURAM is aliased so accessible at addresses 0x10000000 or 0x30000000. In consequence mcuram and mcuram2 memory sections definitions have to be coherent.

```
mcuram: mcuram@ 0x30000000 {
    compatible = "shared-dma-pool";
    reg = <0x30000000 0x40000>; /* define memory base and size for Cortex-M4
firmware*/
    no-map;
```



```

    };
    mcuram2: mcuram2@0x10000000 {
        compatible = "shared-dma-pool";
        reg = <0x10000000 0x40000>; /* define memory base and size for Cortex-M4
firmware*/
        no-map;
    };

```

No update needed for m4\_proc node.

```

&m4_rproc {
    memory-region = <&retiram>, <&mcuram>, <&mcuram2>, <&vdev0vring0>,
        <&vdev0vring1>, <&vdev0buffer>;

    ranges = <0x00000000 0x38000000 0x10000>,
        <0x30000000 0x30000000 0x60000>,
        <0x10000000 0x10000000 0x60000>;
}

```

- Cortex-M4 STM32Cube firmware

The memory mapping you have defined on Linux side (freed for M4 usage) needs to be consistent with STM32Cube linker script definition (.ld):

```

MEMORY
{
    m_interrupts (RX) : ORIGIN = 0x00000000, LENGTH = 0x00000298
    m_text      (RX) : ORIGIN = 0x10000000, LENGTH = 0x00020000
    m_data      (RW) : ORIGIN = 0x10020000, LENGTH = 0x00020000
    m_ipc_shm   (RW) : ORIGIN = 0x10040000, LENGTH = 0x00008000
}

```

Arm® is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



Cortex®

Linux® is a registered trademark of Linus Torvalds.

Read Only Memory

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

Advanced High-performance Bus

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Inter-Processor Communication

Direct Memory Access

Receive

Stable: 04.02.2020 - 15:59 / Revision: 04.02.2020 - 15:48



## Contents

1 Overview .....	31
2 Arm core characteristics .....	32
2.1 Reset address .....	32
2.2 Cortex-M4 multiple ports .....	32
3 Memory mapping .....	34
3.1 Overall memory mapping .....	34
3.2 Zoom in the Cortex-A7/Cortex-M4 shared memory .....	34
3.3 Possible customization of shared RAM memory .....	35
3.3.1 Overview .....	35
3.3.2 How to do that in practice .....	35
3.3.2.1 RETRAM .....	35
3.3.2.2 MCU SRAM4 .....	36
3.3.2.3 MCU SRAM3 .....	37
3.3.2.4 MCU SRAM1 & SRAM2 .....	37



---

## 1 Overview

---

This article shows the default memory mapping defined by STMicroelectronics in STM32MPU Embedded Software. It uses a subset of all memory regions that are exposed at hardware level: customers may use other memory regions or aliases that are not shown here but are described in the STM32MP15 reference manuals.

## 2 Arm core characteristics

The integration of Arm®Cortex® cores sets some constraints on the device memory mapping: the main ones are listed in this article.

### 2.1 Reset address

Arm®Cortex® cores start running from address 0x00000000 on reset, which is why this address respectively points to:


- The ROM code on the Cortex-A7 side. This read-only memory embeds the boot code that is executed when the platform boots (and executes the boot chain) or wakes up from low power STANDBY mode.
- The Retention RAM on the Cortex-M4 side. This needs to be loaded by the Cortex-A7 before releasing the Cortex-M4 reset (in the RCC) and getting it running. This is done by Linux coprocessor management, by default.

Note: since the Cortex-A7 has its ROM code mapped at address 0x00000000, it uses a hardware alias to access the retention RAM at address 0x38000000

### 2.2 Cortex-M4 multiple ports

The Cortex-M4 is connected to the interconnect (ML-AHB) via three ports, listed below and shown in the following figure:

- I-bus is used to fetch code instructions in the 0x00000000--0x1FFFFFFF address range
- D-bus is used to read/write data in the 0x00000000--0x1FFFFFFF address range
- S-bus is used for all accesses in the 0x20000000--0xFFFFFFFF address range; all STM32MP15 internal peripherals registers are mapped in this range.





Balancing the Cortex-M4 firmware accesses among those ports allows tuning of the system performance, which is why the MCU SRAM is defined in the first address range (from 0x10000000), but is also visible in the second range (from 0x30000000) in the STM32MP15 reference manuals.


Nevertheless, it is important to notice that the Cortex-M4 embedded in the STM32MP15 only allows hardware breakpoints to be set on the address range covered by the I-bus. Thus any code accessed via the S-bus has to be debugged through software breakpoints.



### 3 Memory mapping


#### 3.1 Overall memory mapping

The memory mapping below is a subset of all regions that are exposed at hardware level: it shows the default configuration used in OpenSTLinux but the customer may choose a different mapping to take advantage of other address ranges defined in STM32MP15 reference manuals.



#### 3.2 Zoom in the Cortex-A7/Cortex-M4 shared memory

The figure below is a zoom of the RAM areas that are shared between the Cortex-A7 non-secure and the Cortex-M4. This mapping is STMicroelectronics' default implementation that can be freely adapted by customers to fit to other needs.



### 3.3 Possible customization of shared RAM memory

As described in [MCU SRAM internal memory](#), ST has defined a memory mapping to be able to enable all the possible use cases in parallel but this can be customized depending on customer use cases.

#### 3.3.1 Overview

- **RETRAM** is not used except for the vector table which must be stored at address 0. The rest of this memory section can be used for any purpose.
- **MCU SRAM1** (Code) and **SRAM2** (Data) sizes can be tuned depending on user needs to better use physical area of 256KB.
- **MCU SRAM3** (IPC Buffers) can be used for other purpose if IPC is not used
- **MCU SRAM4** (DMA) can be used for other purpose if DMA1 and/or DMA2 is not used in chained mode (using MDMA)

#### 3.3.2 How to do that in practice

The memory usage is defined in both Cortex contexts:

- on Cortex-A7: in Linux device tree, using `Reserved_memory` mechanism
- on Cortex-M4: in the linker script

To ensure the consistency of the system, both memory declarations have to be updated according to the expected configuration.

##### 3.3.2.1 RETRAM

By default the RETRAM is reserved for the Cortex-M4 firmware and only the vector table uses it. The base address is fixed, the vector table section of the M4 firmware needs to be at this place but other sections may be added on top.

- Linux Device tree

"retram" memory region declaration (no update needed):



```
retram: retram@0x38000000 {
    compatible = "shared-dma-pool";
    reg = <0x38000000 0x10000>;
    no-map;
};
```

No update needed for m4\_proc node.

```
&m4_rproc {
    memory-region = <&retram>, <&mcuam>, <&mcuam2>, <&vdev0vring0>,
                  <&vdev0vring1>, <&vdev0buffer>;
    ranges = <0x00000000 0x38000000 0x10000>,
            <0x30000000 0x30000000 0x60000>,
            <0x10000000 0x10000000 0x60000>;
};
```

- Cortex-M4 STM32Cube firmware

In STM32Cube linker script definition (.ld): keep vector table "m\_interrupts" but any new section can be added on top to use RETRAM free memory space:

```
MEMORY
{
    m_interrupts (RX) : ORIGIN = 0x00000000, LENGTH = 0x00000298
    m_any_section .... : .....
}
```

### 3.3.2.2 MCU SRAM4

By default the MCU SRAM4 is reserved for DMA chaining for Linux features. It can be freed for some other purposes by removing following:

- Linux device tree

Remove followings declarations:

```
sram: sram@10050000 {
    compatible = "mmio-sram";
    reg = <0x10050000 0x10000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x10050000 0x10000>;

    dma_pool: dma_pool@0 {
        reg = <0x0 0x10000>;
        pool;
    };
};
```

```
&dma1 {
    sram = <&dma_pool>;
};

&dma2 {
    sram = <&dma_pool>;
};
```



### 3.3.2.3 MCU SRAM3

By default the MCU SRAM3 is reserved for the IPC. It can be freed for some other purposes by removing following:

- Linux device tree

Remove followings memory region declarations:

```
vdev0vring0: vdev0vring0@10040000 {
    compatible = "shared-dma-pool";
    reg = <0x10040000 0x2000>;
    no-map;
};

vdev0vring1: vdev0vring1@10042000 {
    compatible = "shared-dma-pool";
    reg = <0x10042000 0x2000>;
    no-map;
};

vdev0buffer: vdev0buffer@10044000 {
    compatible = "shared-dma-pool";
    reg = <0x10044000 0x4000>;
    no-map;
};
```

Remove associated reference in m4\_rproc node:

```
&m4_rproc {
    memory-region = <&retram>, <&mcuram>, <&mcuram2>,
                   <&vdev0vring0>, <&vdev0vring1>, <&vdev0buffer>;
    ranges = <0x00000000 0x38000000 0x10000>,
            <0x30000000 0x30000000 0x60000>,
            <0x10000000 0x10000000 0x60000>;
};
```

- Cortex-M4 STM32Cube firmware:

Must be aligned with STM32Cube linker script definition (.ld), remove "m\_ipc\_shm":

```
MEMORY
{
    m_ipc_shm    (RW)  : ORIGIN = 0x10040000, LENGTH = 0x00008000
}
```

### 3.3.2.4 MCU SRAM1 & SRAM2

By default the MCU SRAM1 & SRAM2 are reserved for the STM32Cube firmware. This can be optimized depending on the firmware needs.

- Linux device tree

Only one section is declared for STM32Cube firmware code and data in Linux device tree

Notice that the MCURAM is aliased so accessible at addresses 0x10000000 or 0x30000000. In consequence mcuram and mcuram2 memory sections definitions have to be coherent.

```
mcuram: mcuram@ 0x30000000 {
    compatible = "shared-dma-pool";
    reg = <0x30000000 0x40000>; /* define memory base and size for Cortex-M4
firmware*/
    no-map;
```



```

    };
    mcuram2: mcuram2@0x10000000 {
        compatible = "shared-dma-pool";
        reg = <0x10000000 0x40000>; /* define memory base and size for Cortex-M4
firmware*/
        no-map;
    };

```

No update needed for m4\_proc node.

```

&m4_rproc {
    memory-region = <&retiram>, <&mcuram>, <&mcuram2>, <&vdev0vring0>,
        <&vdev0vring1>, <&vdev0buffer>;

    ranges = <0x00000000 0x38000000 0x10000>,
        <0x30000000 0x30000000 0x60000>,
        <0x10000000 0x10000000 0x60000>;
}

```

- Cortex-M4 STM32Cube firmware

The memory mapping you have defined on Linux side (freed for M4 usage) needs to be consistent with STM32Cube linker script definition (.ld):

```

MEMORY
{
    m_interrupts (RX) : ORIGIN = 0x00000000, LENGTH = 0x00000298
    m_text (RX) : ORIGIN = 0x10000000, LENGTH = 0x00020000
    m_data (RW) : ORIGIN = 0x10020000, LENGTH = 0x00020000
    m_ipc_shm (RW) : ORIGIN = 0x10040000, LENGTH = 0x00008000
}

```

Arm® is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



Cortex®

Linux® is a registered trademark of Linus Torvalds.

Read Only Memory

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

Advanced High-performance Bus

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Inter-Processor Communication

Direct Memory Access

Receive

Stable: 01.12.2020 - 10:35 / Revision: 01.12.2020 - 09:20



## Contents

1 Overview .....	40
2 Arm core characteristics .....	41
2.1 Reset address .....	41
2.2 Cortex-M4 multiple ports .....	41
3 Memory mapping .....	43
3.1 Overall memory mapping .....	43
3.2 Zoom in the Cortex-A7/Cortex-M4 shared memory .....	43
3.3 Possible customization of shared RAM memory .....	44
3.3.1 Overview .....	44
3.3.2 How to do that in practice .....	44
3.3.2.1 RETRAM .....	44
3.3.2.2 MCU SRAM4 .....	45
3.3.2.3 MCU SRAM3 .....	46
3.3.2.4 MCU SRAM1 & SRAM2 .....	46



---

## 1 Overview

---

This article shows the default memory mapping defined by STMicroelectronics in STM32MPU Embedded Software. It uses a subset of all memory regions that are exposed at hardware level: customers may use other memory regions or aliases that are not shown here but are described in the STM32MP15 reference manuals.

## 2 Arm core characteristics

The integration of Arm<sup>®</sup>Cortex<sup>®</sup> cores sets some constraints on the device memory mapping: the main ones are listed in this article.

### 2.1 Reset address

Arm<sup>®</sup>Cortex<sup>®</sup> cores start running from address 0x00000000 on reset, which is why this address respectively points to:


- The ROM code on the Cortex-A7 side. This read-only memory embeds the boot code that is executed when the platform boots (and executes the boot chain) or wakes up from low power STANDBY mode.
- The Retention RAM on the Cortex-M4 side. This needs to be loaded by the Cortex-A7 before releasing the Cortex-M4 reset (in the RCC) and getting it running. This is done by Linux coprocessor management, by default.

Note: since the Cortex-A7 has its ROM code mapped at address 0x00000000, it uses a hardware alias to access the retention RAM at address 0x38000000

### 2.2 Cortex-M4 multiple ports

The Cortex-M4 is connected to the interconnect (ML-AHB) via three ports, listed below and shown in the following figure:

- I-bus is used to fetch code instructions in the 0x00000000--0x1FFFFFFF address range
- D-bus is used to read/write data in the 0x00000000--0x1FFFFFFF address range
- S-bus is used for all accesses in the 0x20000000--0xFFFFFFFF address range; all STM32MP15 internal peripherals registers are mapped in this range.





Balancing the Cortex-M4 firmware accesses among those ports allows tuning of the system performance, which is why the MCU SRAM is defined in the first address range (from 0x10000000), but is also visible in the second range (from 0x30000000) in the STM32MP15 reference manuals.


Nevertheless, it is important to notice that the Cortex-M4 embedded in the STM32MP15 only allows hardware breakpoints to be set on the address range covered by the I-bus. Thus any code accessed via the S-bus has to be debugged through software breakpoints.



### 3 Memory mapping


#### 3.1 Overall memory mapping

The memory mapping below is a subset of all regions that are exposed at hardware level: it shows the default configuration used in OpenSTLinux but the customer may choose a different mapping to take advantage of other address ranges defined in STM32MP15 reference manuals.



#### 3.2 Zoom in the Cortex-A7/Cortex-M4 shared memory

The figure below is a zoom of the RAM areas that are shared between the Cortex-A7 non-secure and the Cortex-M4. This mapping is STMicroelectronics' default implementation that can be freely adapted by customers to fit to other needs.



### 3.3 Possible customization of shared RAM memory

As described in [MCU SRAM internal memory](#), ST has defined a memory mapping to be able to enable all the possible use cases in parallel but this can be customized depending on customer use cases.

#### 3.3.1 Overview

- **RETRAM** is not used except for the vector table which must be stored at address 0. The rest of this memory section can be used for any purpose.
- **MCU SRAM1** (Code) and **SRAM2** (Data) sizes can be tuned depending on user needs to better use physical area of 256KB.
- **MCU SRAM3** (IPC Buffers) can be used for other purpose if IPC is not used
- **MCU SRAM4** (DMA) can be used for other purpose if DMA1 and/or DMA2 is not used in chained mode (using MDMA)

#### 3.3.2 How to do that in practice

The memory usage is defined in both Cortex contexts:

- on Cortex-A7: in Linux device tree, using `Reserved_memory` mechanism
- on Cortex-M4: in the linker script

To ensure the consistency of the system, both memory declarations have to be updated according to the expected configuration.

##### 3.3.2.1 RETRAM

By default the RETRAM is reserved for the Cortex-M4 firmware and only the vector table uses it. The base address is fixed, the vector table section of the M4 firmware needs to be at this place but other sections may be added on top.

- Linux Device tree

"retram" memory region declaration (no update needed):



```
retram: retram@0x38000000 {
    compatible = "shared-dma-pool";
    reg = <0x38000000 0x10000>;
    no-map;
};
```

No update needed for m4\_proc node.

```
&m4_rproc {
    memory-region = <&retram>, <&mcuam>, <&mcuam2>, <&vdev0vring0>,
                  <&vdev0vring1>, <&vdev0buffer>;
    ranges = <0x00000000 0x38000000 0x10000>,
            <0x30000000 0x30000000 0x60000>,
            <0x10000000 0x10000000 0x60000>;
};
```

- Cortex-M4 STM32Cube firmware

In STM32Cube linker script definition (.ld): keep vector table "m\_interrupts" but any new section can be added on top to use RETRAM free memory space:

```
MEMORY
{
    m_interrupts (RX) : ORIGIN = 0x00000000, LENGTH = 0x00000298
    m_any_section .... : .....
}
```

### 3.3.2.2 MCU SRAM4

By default the MCU SRAM4 is reserved for DMA chaining for Linux features. It can be freed for some other purposes by removing following:

- Linux device tree

Remove followings declarations:

```
sram: sram@10050000 {
    compatible = "mmio-sram";
    reg = <0x10050000 0x10000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x10050000 0x10000>;

    dma_pool: dma_pool@0 {
        reg = <0x0 0x10000>;
        pool;
    };
};
```

```
&dma1 {
    sram = <&dma_pool>;
};

&dma2 {
    sram = <&dma_pool>;
};
```



### 3.3.2.3 MCU SRAM3

By default the MCU SRAM3 is reserved for the IPC. It can be freed for some other purposes by removing following:

- Linux device tree

Remove followings memory region declarations:

```
vdev0vring0: vdev0vring0@10040000 {
    compatible = "shared-dma-pool";
    reg = <0x10040000 0x2000>;
    no-map;
};

vdev0vring1: vdev0vring1@10042000 {
    compatible = "shared-dma-pool";
    reg = <0x10042000 0x2000>;
    no-map;
};

vdev0buffer: vdev0buffer@10044000 {
    compatible = "shared-dma-pool";
    reg = <0x10044000 0x4000>;
    no-map;
};
```

Remove associated reference in m4\_rproc node:

```
&m4_rproc {
    memory-region = <&retram>, <&mcuram>, <&mcuram2>,
                   <&vdev0vring0>, <&vdev0vring1>, <&vdev0buffer>;
    ranges = <0x00000000 0x38000000 0x10000>,
            <0x30000000 0x30000000 0x60000>,
            <0x10000000 0x10000000 0x60000>;
};
```

- Cortex-M4 STM32Cube firmware:

Must be aligned with STM32Cube linker script definition (.ld), remove "m\_ipc\_shm":

```
MEMORY
{
    m_ipc_shm      (RW)  : ORIGIN = 0x10040000, LENGTH = 0x00008000
}
```

### 3.3.2.4 MCU SRAM1 & SRAM2

By default the MCU SRAM1 & SRAM2 are reserved for the STM32Cube firmware. This can be optimized depending on the firmware needs.

- Linux device tree

Only one section is declared for STM32Cube firmware code and data in Linux device tree

Notice that the MCURAM is aliased so accessible at addresses 0x10000000 or 0x30000000. In consequence mcuram and mcuram2 memory sections definitions have to be coherent.

```
mcuram: mcuram@ 0x30000000 {
    compatible = "shared-dma-pool";
    reg = <0x30000000 0x40000>; /* define memory base and size for Cortex-M4
firmware*/
    no-map;
```



```

    };
    mcuram2: mcuram2@0x10000000 {
        compatible = "shared-dma-pool";
        reg = <0x10000000 0x40000>; /* define memory base and size for Cortex-M4
firmware*/
        no-map;
    };

```

No update needed for m4\_proc node.

```

&m4_rproc {
    memory-region = <&retiram>, <&mcuram>, <&mcuram2>, <&vdev0vring0>,
        <&vdev0vring1>, <&vdev0buffer>;

    ranges = <0x00000000 0x38000000 0x10000>,
        <0x30000000 0x30000000 0x60000>,
        <0x10000000 0x10000000 0x60000>;
}

```

- Cortex-M4 STM32Cube firmware

The memory mapping you have defined on Linux side (freed for M4 usage) needs to be consistent with STM32Cube linker script definition (.ld):

```

MEMORY
{
    m_interrupts (RX) : ORIGIN = 0x00000000, LENGTH = 0x00000298
    m_text      (RX) : ORIGIN = 0x10000000, LENGTH = 0x00020000
    m_data      (RW) : ORIGIN = 0x10020000, LENGTH = 0x00020000
    m_ipc_shm   (RW) : ORIGIN = 0x10040000, LENGTH = 0x00008000
}

```

Arm® is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



Cortex®

Linux® is a registered trademark of Linus Torvalds.

Read Only Memory

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

Advanced High-performance Bus

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Inter-Processor Communication

Direct Memory Access

Receive

Stable: 25.09.2020 - 09:10 / Revision: 25.09.2020 - 09:09



## Contents

1 Overview .....	49
2 Arm core characteristics .....	50
2.1 Reset address .....	50
2.2 Cortex-M4 multiple ports .....	50
3 Memory mapping .....	52
3.1 Overall memory mapping .....	52
3.2 Zoom in the Cortex-A7/Cortex-M4 shared memory .....	52
3.3 Possible customization of shared RAM memory .....	53
3.3.1 Overview .....	53
3.3.2 How to do that in practice .....	53
3.3.2.1 RETRAM .....	53
3.3.2.2 MCU SRAM4 .....	54
3.3.2.3 MCU SRAM3 .....	55
3.3.2.4 MCU SRAM1 & SRAM2 .....	55



---

## 1 Overview

---

This article shows the default memory mapping defined by STMicroelectronics in STM32MPU Embedded Software. It uses a subset of all memory regions that are exposed at hardware level: customers may use other memory regions or aliases that are not shown here but are described in the STM32MP15 reference manuals.

## 2 Arm core characteristics

The integration of Arm<sup>®</sup>Cortex<sup>®</sup> cores sets some constraints on the device memory mapping: the main ones are listed in this article.

### 2.1 Reset address

Arm<sup>®</sup>Cortex<sup>®</sup> cores start running from address 0x00000000 on reset, which is why this address respectively points to:


- The ROM code on the Cortex-A7 side. This read-only memory embeds the boot code that is executed when the platform boots (and executes the boot chain) or wakes up from low power STANDBY mode.
- The Retention RAM on the Cortex-M4 side. This needs to be loaded by the Cortex-A7 before releasing the Cortex-M4 reset (in the RCC) and getting it running. This is done by Linux coprocessor management, by default.

Note: since the Cortex-A7 has its ROM code mapped at address 0x00000000, it uses a hardware alias to access the retention RAM at address 0x38000000

### 2.2 Cortex-M4 multiple ports

The Cortex-M4 is connected to the interconnect (ML-AHB) via three ports, listed below and shown in the following figure:

- I-bus is used to fetch code instructions in the 0x00000000--0x1FFFFFFF address range
- D-bus is used to read/write data in the 0x00000000--0x1FFFFFFF address range
- S-bus is used for all accesses in the 0x20000000--0xFFFFFFFF address range; all STM32MP15 internal peripherals registers are mapped in this range.





Balancing the Cortex-M4 firmware accesses among those ports allows tuning of the system performance, which is why the MCU SRAM is defined in the first address range (from 0x10000000), but is also visible in the second range (from 0x30000000) in the STM32MP15 reference manuals.


Nevertheless, it is important to notice that the Cortex-M4 embedded in the STM32MP15 only allows hardware breakpoints to be set on the address range covered by the I-bus. Thus any code accessed via the S-bus has to be debugged through software breakpoints.



### 3 Memory mapping


#### 3.1 Overall memory mapping

The memory mapping below is a subset of all regions that are exposed at hardware level: it shows the default configuration used in OpenSTLinux but the customer may choose a different mapping to take advantage of other address ranges defined in STM32MP15 reference manuals.



#### 3.2 Zoom in the Cortex-A7/Cortex-M4 shared memory

The figure below is a zoom of the RAM areas that are shared between the Cortex-A7 non-secure and the Cortex-M4. This mapping is STMicroelectronics' default implementation that can be freely adapted by customers to fit to other needs.



### 3.3 Possible customization of shared RAM memory

As described in [MCU SRAM internal memory](#), ST has defined a memory mapping to be able to enable all the possible use cases in parallel but this can be customized depending on customer use cases.

#### 3.3.1 Overview

- **RETRAM** is not used except for the vector table which must be stored at address 0. The rest of this memory section can be used for any purpose.
- **MCU SRAM1** (Code) and **SRAM2** (Data) sizes can be tuned depending on user needs to better use physical area of 256KB.
- **MCU SRAM3** (IPC Buffers) can be used for other purpose if IPC is not used
- **MCU SRAM4** (DMA) can be used for other purpose if DMA1 and/or DMA2 is not used in chained mode (using MDMA)

#### 3.3.2 How to do that in practice

The memory usage is defined in both Cortex contexts:

- on Cortex-A7: in Linux device tree, using `Reserved_memory` mechanism
- on Cortex-M4: in the linker script

To ensure the consistency of the system, both memory declarations have to be updated according to the expected configuration.

##### 3.3.2.1 RETRAM

By default the RETRAM is reserved for the Cortex-M4 firmware and only the vector table uses it. The base address is fixed, the vector table section of the M4 firmware needs to be at this place but other sections may be added on top.

- Linux Device tree

"retram" memory region declaration (no update needed):



```
retram: retram@0x38000000 {
    compatible = "shared-dma-pool";
    reg = <0x38000000 0x10000>;
    no-map;
};
```

No update needed for m4\_proc node.

```
&m4_rproc {
    memory-region = <&retram>, <&mcucram>, <&mcucram2>, <&vdev0vring0>,
                  <&vdev0vring1>, <&vdev0buffer>;
    ranges = <0x00000000 0x38000000 0x10000>,
            <0x30000000 0x30000000 0x60000>,
            <0x10000000 0x10000000 0x60000>;
};
```

- Cortex-M4 STM32Cube firmware

In STM32Cube linker script definition (.ld): keep vector table "m\_interrupts" but any new section can be added on top to use RETRAM free memory space:

```
MEMORY
{
    m_interrupts (RX) : ORIGIN = 0x00000000, LENGTH = 0x00000298
    m_any_section .... : .....
}
```

### 3.3.2.2 MCU SRAM4

By default the MCU SRAM4 is reserved for DMA chaining for Linux features. It can be freed for some other purposes by removing following:

- Linux device tree

Remove followings declarations:

```
sram: sram@10050000 {
    compatible = "mmio-sram";
    reg = <0x10050000 0x10000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x10050000 0x10000>;

    dma_pool: dma_pool@0 {
        reg = <0x0 0x10000>;
        pool;
    };
};
```

```
&dma1 {
    sram = <&dma_pool>;
};

&dma2 {
    sram = <&dma_pool>;
};
```



### 3.3.2.3 MCU SRAM3

By default the MCU SRAM3 is reserved for the IPC. It can be freed for some other purposes by removing following:

- Linux device tree

Remove followings memory region declarations:

```
vdev0vring0: vdev0vring0@10040000 {
    compatible = "shared-dma-pool";
    reg = <0x10040000 0x2000>;
    no-map;
};

vdev0vring1: vdev0vring1@10042000 {
    compatible = "shared-dma-pool";
    reg = <0x10042000 0x2000>;
    no-map;
};

vdev0buffer: vdev0buffer@10044000 {
    compatible = "shared-dma-pool";
    reg = <0x10044000 0x4000>;
    no-map;
};
```

Remove associated reference in m4\_rproc node:

```
&m4_rproc {
    memory-region = <&retram>, <&mcuram>, <&mcuram2>,
                   <&vdev0vring0>, <&vdev0vring1>, <&vdev0buffer>;
    ranges = <0x00000000 0x38000000 0x10000>,
            <0x30000000 0x30000000 0x60000>,
            <0x10000000 0x10000000 0x60000>;
};
```

- Cortex-M4 STM32Cube firmware:

Must be aligned with STM32Cube linker script definition (.ld), remove "m\_ipc\_shm":

```
MEMORY
{
    m_ipc_shm      (RW)  : ORIGIN = 0x10040000, LENGTH = 0x00008000
}
```

### 3.3.2.4 MCU SRAM1 & SRAM2

By default the MCU SRAM1 & SRAM2 are reserved for the STM32Cube firmware. This can be optimized depending on the firmware needs.

- Linux device tree

Only one section is declared for STM32Cube firmware code and data in Linux device tree

Notice that the MCURAM is aliased so accessible at addresses 0x10000000 or 0x30000000. In consequence mcuram and mcuram2 memory sections definitions have to be coherent.

```
mcuram: mcuram@ 0x30000000 {
    compatible = "shared-dma-pool";
    reg = <0x30000000 0x40000>; /* define memory base and size for Cortex-M4
firmware*/
    no-map;
```



```

    };
    mcuram2: mcuram2@0x10000000 {
        compatible = "shared-dma-pool";
        reg = <0x10000000 0x40000>; /* define memory base and size for Cortex-M4
firmware*/
        no-map;
    };

```

No update needed for m4\_proc node.

```

&m4_rproc {
    memory-region = <&retiram>, <&mcuram>, <&mcuram2>, <&vdev0vring0>,
        <&vdev0vring1>, <&vdev0buffer>;

    ranges = <0x00000000 0x38000000 0x10000>,
        <0x30000000 0x30000000 0x60000>,
        <0x10000000 0x10000000 0x60000>;
}

```

- Cortex-M4 STM32Cube firmware

The memory mapping you have defined on Linux side (freed for M4 usage) needs to be consistent with STM32Cube linker script definition (.ld):

```

MEMORY
{
    m_interrupts (RX) : ORIGIN = 0x00000000, LENGTH = 0x00000298
    m_text (RX) : ORIGIN = 0x10000000, LENGTH = 0x00020000
    m_data (RW) : ORIGIN = 0x10020000, LENGTH = 0x00020000
    m_ipc_shm (RW) : ORIGIN = 0x10040000, LENGTH = 0x00008000
}

```

Arm® is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



Cortex®

Linux® is a registered trademark of Linus Torvalds.

Read Only Memory

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

Advanced High-performance Bus

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Inter-Processor Communication

Direct Memory Access

Receive

Stable: 04.02.2020 - 15:59 / Revision: 04.02.2020 - 15:50



## Contents

1 Overview .....	58
2 Arm core characteristics .....	59
2.1 Reset address .....	59
2.2 Cortex-M4 multiple ports .....	59
3 Memory mapping .....	61
3.1 Overall memory mapping .....	61
3.2 Zoom in the Cortex-A7/Cortex-M4 shared memory .....	61
3.3 Possible customization of shared RAM memory .....	62
3.3.1 Overview .....	62
3.3.2 How to do that in practice .....	62
3.3.2.1 RETRAM .....	62
3.3.2.2 MCU SRAM4 .....	63
3.3.2.3 MCU SRAM3 .....	64
3.3.2.4 MCU SRAM1 & SRAM2 .....	64



---

## 1 Overview

---

This article shows the default memory mapping defined by STMicroelectronics in STM32MPU Embedded Software. It uses a subset of all memory regions that are exposed at hardware level: customers may use other memory regions or aliases that are not shown here but are described in the STM32MP15 reference manuals.



## 2 Arm core characteristics

The integration of Arm<sup>®</sup>Cortex<sup>®</sup> cores sets some constraints on the device memory mapping: the main ones are listed in this article.

### 2.1 Reset address

Arm<sup>®</sup>Cortex<sup>®</sup> cores start running from address 0x00000000 on reset, which is why this address respectively points to:


- The ROM code on the Cortex-A7 side. This read-only memory embeds the boot code that is executed when the platform boots (and executes the boot chain) or wakes up from low power STANDBY mode.
- The Retention RAM on the Cortex-M4 side. This needs to be loaded by the Cortex-A7 before releasing the Cortex-M4 reset (in the RCC) and getting it running. This is done by Linux coprocessor management, by default.

Note: since the Cortex-A7 has its ROM code mapped at address 0x00000000, it uses a hardware alias to access the retention RAM at address 0x38000000

### 2.2 Cortex-M4 multiple ports

The Cortex-M4 is connected to the interconnect (ML-AHB) via three ports, listed below and shown in the following figure:

- I-bus is used to fetch code instructions in the 0x00000000--0x1FFFFFFF address range
- D-bus is used to read/write data in the 0x00000000--0x1FFFFFFF address range
- S-bus is used for all accesses in the 0x20000000--0xFFFFFFFF address range; all STM32MP15 internal peripherals registers are mapped in this range.





Balancing the Cortex-M4 firmware accesses among those ports allows tuning of the system performance, which is why the MCU SRAM is defined in the first address range (from 0x10000000), but is also visible in the second range (from 0x30000000) in the STM32MP15 reference manuals.


Nevertheless, it is important to notice that the Cortex-M4 embedded in the STM32MP15 only allows hardware breakpoints to be set on the address range covered by the I-bus. Thus any code accessed via the S-bus has to be debugged through software breakpoints.



### 3 Memory mapping


#### 3.1 Overall memory mapping

The memory mapping below is a subset of all regions that are exposed at hardware level: it shows the default configuration used in OpenSTLinux but the customer may choose a different mapping to take advantage of other address ranges defined in STM32MP15 reference manuals.



#### 3.2 Zoom in the Cortex-A7/Cortex-M4 shared memory

The figure below is a zoom of the RAM areas that are shared between the Cortex-A7 non-secure and the Cortex-M4. This mapping is STMicroelectronics' default implementation that can be freely adapted by customers to fit to other needs.



### 3.3 Possible customization of shared RAM memory

As described in [MCU SRAM internal memory](#), ST has defined a memory mapping to be able to enable all the possible use cases in parallel but this can be customized depending on customer use cases.

#### 3.3.1 Overview

- **RETRAM** is not used except for the vector table which must be stored at address 0. The rest of this memory section can be used for any purpose.
- **MCU SRAM1** (Code) and **SRAM2** (Data) sizes can be tuned depending on user needs to better use physical area of 256KB.
- **MCU SRAM3** (IPC Buffers) can be used for other purpose if IPC is not used
- **MCU SRAM4** (DMA) can be used for other purpose if DMA1 and/or DMA2 is not used in chained mode (using MDMA)

#### 3.3.2 How to do that in practice

The memory usage is defined in both Cortex contexts:

- on Cortex-A7: in Linux device tree, using `Reserved_memory` mechanism
- on Cortex-M4: in the linker script

To ensure the consistency of the system, both memory declarations have to be updated according to the expected configuration.

##### 3.3.2.1 RETRAM

By default the RETRAM is reserved for the Cortex-M4 firmware and only the vector table uses it. The base address is fixed, the vector table section of the M4 firmware needs to be at this place but other sections may be added on top.

- Linux Device tree

"retram" memory region declaration (no update needed):



```
retram: retram@0x38000000 {
    compatible = "shared-dma-pool";
    reg = <0x38000000 0x10000>;
    no-map;
};
```

No update needed for m4\_proc node.

```
&m4_rproc {
    memory-region = <&retram>, <&mcucram>, <&mcucram2>, <&vdev0vring0>,
                  <&vdev0vring1>, <&vdev0buffer>;
    ranges = <0x00000000 0x38000000 0x10000>,
            <0x30000000 0x30000000 0x60000>,
            <0x10000000 0x10000000 0x60000>;
};
```

- Cortex-M4 STM32Cube firmware

In STM32Cube linker script definition (.ld): keep vector table "m\_interrupts" but any new section can be added on top to use RETRAM free memory space:

```
MEMORY
{
    m_interrupts (RX) : ORIGIN = 0x00000000, LENGTH = 0x00000298
    m_any_section .... : .....
}
```

### 3.3.2.2 MCU SRAM4

By default the MCU SRAM4 is reserved for DMA chaining for Linux features. It can be freed for some other purposes by removing following:

- Linux device tree

Remove followings declarations:

```
sram: sram@10050000 {
    compatible = "mmio-sram";
    reg = <0x10050000 0x10000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x10050000 0x10000>;

    dma_pool: dma_pool@0 {
        reg = <0x0 0x10000>;
        pool;
    };
};
```

```
&dma1 {
    sram = <&dma_pool>;
};

&dma2 {
    sram = <&dma_pool>;
};
```



### 3.3.2.3 MCU SRAM3

By default the MCU SRAM3 is reserved for the IPC. It can be freed for some other purposes by removing following:

- Linux device tree

Remove followings memory region declarations:

```
vdev0vring0: vdev0vring0@10040000 {
    compatible = "shared-dma-pool";
    reg = <0x10040000 0x2000>;
    no-map;
};

vdev0vring1: vdev0vring1@10042000 {
    compatible = "shared-dma-pool";
    reg = <0x10042000 0x2000>;
    no-map;
};

vdev0buffer: vdev0buffer@10044000 {
    compatible = "shared-dma-pool";
    reg = <0x10044000 0x4000>;
    no-map;
};
```

Remove associated reference in m4\_rproc node:

```
&m4_rproc {
    memory-region = <&retram>, <&mcuram>, <&mcuram2>,
                   <&vdev0vring0>, <&vdev0vring1>, <&vdev0buffer>;
    ranges = <0x00000000 0x38000000 0x10000>,
            <0x30000000 0x30000000 0x60000>,
            <0x10000000 0x10000000 0x60000>;
};
```

- Cortex-M4 STM32Cube firmware:

Must be aligned with STM32Cube linker script definition (.ld), remove "m\_ipc\_shm":

```
MEMORY
{
    m_ipc_shm    (RW)  : ORIGIN = 0x10040000, LENGTH = 0x00008000
}
```

### 3.3.2.4 MCU SRAM1 & SRAM2

By default the MCU SRAM1 & SRAM2 are reserved for the STM32Cube firmware. This can be optimized depending on the firmware needs.

- Linux device tree

Only one section is declared for STM32Cube firmware code and data in Linux device tree

Notice that the MCURAM is aliased so accessible at addresses 0x10000000 or 0x30000000. In consequence mcuram and mcuram2 memory sections definitions have to be coherent.

```
mcuram: mcuram@ 0x30000000 {
    compatible = "shared-dma-pool";
    reg = <0x30000000 0x40000>; /* define memory base and size for Cortex-M4
firmware*/
    no-map;
```



```

    };
    mcuram2: mcuram2@0x10000000 {
        compatible = "shared-dma-pool";
        reg = <0x10000000 0x40000>; /* define memory base and size for Cortex-M4
firmware*/
        no-map;
    };

```

No update needed for m4\_proc node.

```

&m4_rproc {
    memory-region = <&retiram>, <&mcuram>, <&mcuram2>, <&vdev0vring0>,
        <&vdev0vring1>, <&vdev0buffer>;

    ranges = <0x00000000 0x38000000 0x10000>,
        <0x30000000 0x30000000 0x60000>,
        <0x10000000 0x10000000 0x60000>;
}

```

- Cortex-M4 STM32Cube firmware

The memory mapping you have defined on Linux side (freed for M4 usage) needs to be consistent with STM32Cube linker script definition (.ld):

```

MEMORY
{
    m_interrupts (RX) : ORIGIN = 0x00000000, LENGTH = 0x00000298
    m_text      (RX) : ORIGIN = 0x10000000, LENGTH = 0x00020000
    m_data      (RW) : ORIGIN = 0x10020000, LENGTH = 0x00020000
    m_ipc_shm   (RW) : ORIGIN = 0x10040000, LENGTH = 0x00008000
}

```

Arm® is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



Cortex®

Linux® is a registered trademark of Linus Torvalds.

Read Only Memory

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

Advanced High-performance Bus

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Inter-Processor Communication

Direct Memory Access

Receive

Stable: 25.03.2021 - 13:49 / Revision: 18.03.2021 - 14:55



## Contents

1 Overview .....	67
2 Arm core characteristics .....	68
2.1 Reset address .....	68
2.2 Cortex-M4 multiple ports .....	68
3 Memory mapping .....	70
3.1 Overall memory mapping .....	70
3.2 Zoom in the Cortex-A7/Cortex-M4 shared memory .....	70
3.3 Possible customization of shared RAM memory .....	71
3.3.1 Overview .....	71
3.3.2 How to do that in practice .....	71
3.3.2.1 RETRAM .....	71
3.3.2.2 MCU SRAM4 .....	72
3.3.2.3 MCU SRAM3 .....	73
3.3.2.4 MCU SRAM1 & SRAM2 .....	73



---

## 1 Overview

---

This article shows the default memory mapping defined by STMicroelectronics in STM32MPU Embedded Software. It uses a subset of all memory regions that are exposed at hardware level: customers may use other memory regions or aliases that are not shown here but are described in the STM32MP15 reference manuals.

## 2 Arm core characteristics

The integration of Arm®Cortex® cores sets some constraints on the device memory mapping: the main ones are listed in this article.

### 2.1 Reset address

Arm®Cortex® cores start running from address 0x00000000 on reset, which is why this address respectively points to:


- The ROM code on the Cortex-A7 side. This read-only memory embeds the boot code that is executed when the platform boots (and executes the boot chain) or wakes up from low power STANDBY mode.
- The Retention RAM on the Cortex-M4 side. This needs to be loaded by the Cortex-A7 before releasing the Cortex-M4 reset (in the RCC) and getting it running. This is done by Linux coprocessor management, by default.

Note: since the Cortex-A7 has its ROM code mapped at address 0x00000000, it uses a hardware alias to access the retention RAM at address 0x38000000

### 2.2 Cortex-M4 multiple ports

The Cortex-M4 is connected to the interconnect (ML-AHB) via three ports, listed below and shown in the following figure:

- I-bus is used to fetch code instructions in the 0x00000000--0x1FFFFFFF address range
- D-bus is used to read/write data in the 0x00000000--0x1FFFFFFF address range
- S-bus is used for all accesses in the 0x20000000--0xFFFFFFFF address range; all STM32MP15 internal peripherals registers are mapped in this range.





Balancing the Cortex-M4 firmware accesses among those ports allows tuning of the system performance, which is why the MCU SRAM is defined in the first address range (from 0x10000000), but is also visible in the second range (from 0x30000000) in the STM32MP15 reference manuals.


Nevertheless, it is important to notice that the Cortex-M4 embedded in the STM32MP15 only allows hardware breakpoints to be set on the address range covered by the I-bus. Thus any code accessed via the S-bus has to be debugged through software breakpoints.



### 3 Memory mapping


#### 3.1 Overall memory mapping

The memory mapping below is a subset of all regions that are exposed at hardware level: it shows the default configuration used in OpenSTLinux but the customer may choose a different mapping to take advantage of other address ranges defined in STM32MP15 reference manuals.



#### 3.2 Zoom in the Cortex-A7/Cortex-M4 shared memory

The figure below is a zoom of the RAM areas that are shared between the Cortex-A7 non-secure and the Cortex-M4. This mapping is STMicroelectronics' default implementation that can be freely adapted by customers to fit to other needs.



### 3.3 Possible customization of shared RAM memory

As described in [MCU SRAM internal memory](#), ST has defined a memory mapping to be able to enable all the possible use cases in parallel but this can be customized depending on customer use cases.

#### 3.3.1 Overview

- **RETRAM** is not used except for the vector table which must be stored at address 0. The rest of this memory section can be used for any purpose.
- **MCU SRAM1** (Code) and **SRAM2** (Data) sizes can be tuned depending on user needs to better use physical area of 256KB.
- **MCU SRAM3** (IPC Buffers) can be used for other purpose if IPC is not used
- **MCU SRAM4** (DMA) can be used for other purpose if DMA1 and/or DMA2 is not used in chained mode (using MDMA)

#### 3.3.2 How to do that in practice

The memory usage is defined in both Cortex contexts:

- on Cortex-A7: in Linux device tree, using `Reserved_memory` mechanism
- on Cortex-M4: in the linker script

To ensure the consistency of the system, both memory declarations have to be updated according to the expected configuration.

##### 3.3.2.1 RETRAM

By default the RETRAM is reserved for the Cortex-M4 firmware and only the vector table uses it. The base address is fixed, the vector table section of the M4 firmware needs to be at this place but other sections may be added on top.

- Linux Device tree

"retram" memory region declaration (no update needed):



```
retram: retram@0x38000000 {
    compatible = "shared-dma-pool";
    reg = <0x38000000 0x10000>;
    no-map;
};
```

No update needed for m4\_proc node.

```
&m4_rproc {
    memory-region = <&retram>, <&mcucram>, <&mcucram2>, <&vdev0vring0>,
                  <&vdev0vring1>, <&vdev0buffer>;
    ranges = <0x00000000 0x38000000 0x10000>,
            <0x30000000 0x30000000 0x60000>,
            <0x10000000 0x10000000 0x60000>;
};
```

- Cortex-M4 STM32Cube firmware

In STM32Cube linker script definition (.ld): keep vector table "m\_interrupts" but any new section can be added on top to use RETRAM free memory space:

```
MEMORY
{
    m_interrupts (RX) : ORIGIN = 0x00000000, LENGTH = 0x00000298
    m_any_section .... : .....
}
```

### 3.3.2.2 MCU SRAM4

By default the MCU SRAM4 is reserved for DMA chaining for Linux features. It can be freed for some other purposes by removing following:

- Linux device tree

Remove followings declarations:

```
sram: sram@10050000 {
    compatible = "mmio-sram";
    reg = <0x10050000 0x10000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x10050000 0x10000>;

    dma_pool: dma_pool@0 {
        reg = <0x0 0x10000>;
        pool;
    };
};
```

```
&dma1 {
    sram = <&dma_pool>;
};

&dma2 {
    sram = <&dma_pool>;
};
```



### 3.3.2.3 MCU SRAM3

By default the MCU SRAM3 is reserved for the IPC. It can be freed for some other purposes by removing following:

- Linux device tree

Remove followings memory region declarations:

```
vdev0vring0: vdev0vring0@10040000 {
    compatible = "shared-dma-pool";
    reg = <0x10040000 0x2000>;
    no-map;
};

vdev0vring1: vdev0vring1@10042000 {
    compatible = "shared-dma-pool";
    reg = <0x10042000 0x2000>;
    no-map;
};

vdev0buffer: vdev0buffer@10044000 {
    compatible = "shared-dma-pool";
    reg = <0x10044000 0x4000>;
    no-map;
};
```

Remove associated reference in m4\_rproc node:

```
&m4_rproc {
    memory-region = <&retram>, <&mcuram>, <&mcuram2>,
                   <&vdev0vring0>, <&vdev0vring1>, <&vdev0buffer>;
    ranges = <0x00000000 0x38000000 0x10000>,
            <0x30000000 0x30000000 0x60000>,
            <0x10000000 0x10000000 0x60000>;
};
```

- Cortex-M4 STM32Cube firmware:

Must be aligned with STM32Cube linker script definition (.ld), remove "m\_ipc\_shm":

```
MEMORY
{
    m_ipc_shm    (RW) : ORIGIN = 0x10040000, LENGTH = 0x00008000
}
```

### 3.3.2.4 MCU SRAM1 & SRAM2

By default the MCU SRAM1 & SRAM2 are reserved for the STM32Cube firmware. This can be optimized depending on the firmware needs.

- Linux device tree

Only one section is declared for STM32Cube firmware code and data in Linux device tree

Notice that the MCURAM is aliased so accessible at addresses 0x10000000 or 0x30000000. In consequence mcuram and mcuram2 memory sections definitions have to be coherent.

```
mcuram: mcuram@ 0x30000000 {
    compatible = "shared-dma-pool";
    reg = <0x30000000 0x40000>; /* define memory base and size for Cortex-M4
firmware*/
    no-map;
```



```

    };
    mcuram2: mcuram2@0x10000000 {
        compatible = "shared-dma-pool";
        reg = <0x10000000 0x40000>; /* define memory base and size for Cortex-M4
firmware*/
        no-map;
    };

```

No update needed for m4\_proc node.

```

&m4_rproc {
    memory-region = <&retiram>, <&mcuram>, <&mcuram2>, <&vdev0vring0>,
        <&vdev0vring1>, <&vdev0buffer>;

    ranges = <0x00000000 0x38000000 0x10000>,
        <0x30000000 0x30000000 0x60000>,
        <0x10000000 0x10000000 0x60000>;
}

```

- Cortex-M4 STM32Cube firmware

The memory mapping you have defined on Linux side (freed for M4 usage) needs to be consistent with STM32Cube linker script definition (.ld):

```

MEMORY
{
    m_interrupts (RX) : ORIGIN = 0x00000000, LENGTH = 0x00000298
    m_text (RX) : ORIGIN = 0x10000000, LENGTH = 0x00020000
    m_data (RW) : ORIGIN = 0x10020000, LENGTH = 0x00020000
    m_ipc_shm (RW) : ORIGIN = 0x10040000, LENGTH = 0x00008000
}

```

Arm® is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



Cortex®

Linux® is a registered trademark of Linus Torvalds.

Read Only Memory

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

Advanced High-performance Bus

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Inter-Processor Communication

Direct Memory Access

Receive

Stable: 17.11.2021 - 13:32 / Revision: 17.11.2021 - 10:37



## Contents

1 Overview .....	76
2 Arm core characteristics .....	77
2.1 Reset address .....	77
2.2 Cortex-M4 multiple ports .....	77
3 Memory mapping .....	79
3.1 Overall memory mapping .....	79
3.2 Zoom in the Cortex-A7/Cortex-M4 shared memory .....	79
3.3 Possible customization of shared RAM memory .....	80
3.3.1 Overview .....	80
3.3.2 How to do that in practice .....	80
3.3.2.1 RETRAM .....	80
3.3.2.2 MCU SRAM4 .....	81
3.3.2.3 MCU SRAM3 .....	82
3.3.2.4 MCU SRAM1 & SRAM2 .....	82



---

## 1 Overview

---

This article shows the default memory mapping defined by STMicroelectronics in STM32MPU Embedded Software. It uses a subset of all memory regions that are exposed at hardware level: customers may use other memory regions or aliases that are not shown here but are described in the STM32MP15 reference manuals.

## 2 Arm core characteristics

The integration of Arm<sup>®</sup>Cortex<sup>®</sup> cores sets some constraints on the device memory mapping: the main ones are listed in this article.

### 2.1 Reset address

Arm<sup>®</sup>Cortex<sup>®</sup> cores start running from address 0x00000000 on reset, which is why this address respectively points to:


- The ROM code on the Cortex-A7 side. This read-only memory embeds the boot code that is executed when the platform boots (and executes the boot chain) or wakes up from low power STANDBY mode.
- The Retention RAM on the Cortex-M4 side. This needs to be loaded by the Cortex-A7 before releasing the Cortex-M4 reset (in the RCC) and getting it running. This is done by Linux coprocessor management, by default.

Note: since the Cortex-A7 has its ROM code mapped at address 0x00000000, it uses a hardware alias to access the retention RAM at address 0x38000000

### 2.2 Cortex-M4 multiple ports

The Cortex-M4 is connected to the interconnect (ML-AHB) via three ports, listed below and shown in the following figure:

- I-bus is used to fetch code instructions in the 0x00000000--0x1FFFFFFF address range
- D-bus is used to read/write data in the 0x00000000--0x1FFFFFFF address range
- S-bus is used for all accesses in the 0x20000000--0xFFFFFFFF address range; all STM32MP15 internal peripherals registers are mapped in this range.





Balancing the Cortex-M4 firmware accesses among those ports allows tuning of the system performance, which is why the MCU SRAM is defined in the first address range (from 0x10000000), but is also visible in the second range (from 0x30000000) in the STM32MP15 reference manuals.


Nevertheless, it is important to notice that the Cortex-M4 embedded in the STM32MP15 only allows hardware breakpoints to be set on the address range covered by the I-bus. Thus any code accessed via the S-bus has to be debugged through software breakpoints.



### 3 Memory mapping


#### 3.1 Overall memory mapping

The memory mapping below is a subset of all regions that are exposed at hardware level: it shows the default configuration used in OpenSTLinux but the customer may choose a different mapping to take advantage of other address ranges defined in STM32MP15 reference manuals.



#### 3.2 Zoom in the Cortex-A7/Cortex-M4 shared memory

The figure below is a zoom of the RAM areas that are shared between the Cortex-A7 non-secure and the Cortex-M4. This mapping is STMicroelectronics' default implementation that can be freely adapted by customers to fit to other needs.



### 3.3 Possible customization of shared RAM memory

As described in [MCU SRAM internal memory](#), ST has defined a memory mapping to be able to enable all the possible use cases in parallel but this can be customized depending on customer use cases.

#### 3.3.1 Overview

- **RETRAM** is not used except for the vector table which must be stored at address 0. The rest of this memory section can be used for any purpose.
- **MCU SRAM1** (Code) and **SRAM2** (Data) sizes can be tuned depending on user needs to better use physical area of 256KB.
- **MCU SRAM3** (IPC Buffers) can be used for other purpose if IPC is not used
- **MCU SRAM4** (DMA) can be used for other purpose if DMA1 and/or DMA2 is not used in chained mode (using MDMA)

#### 3.3.2 How to do that in practice

The memory usage is defined in both Cortex contexts:

- on Cortex-A7: in Linux device tree, using `Reserved_memory` mechanism
- on Cortex-M4: in the linker script

To ensure the consistency of the system, both memory declarations have to be updated according to the expected configuration.

##### 3.3.2.1 RETRAM

By default the RETRAM is reserved for the Cortex-M4 firmware and only the vector table uses it. The base address is fixed, the vector table section of the M4 firmware needs to be at this place but other sections may be added on top.

- Linux Device tree  
"retram" memory region declaration (no update needed):



```
retram: retram@0x38000000 {
    compatible = "shared-dma-pool";
    reg = <0x38000000 0x10000>;
    no-map;
};
```

No update needed for m4\_proc node.

```
&m4_rproc {
    memory-region = <&retram>, <&mcram>, <&mcram2>, <&vdev0vring0>,
                  <&vdev0vring1>, <&vdev0buffer>;
    ranges = <0x00000000 0x38000000 0x10000>,
            <0x30000000 0x30000000 0x60000>,
            <0x10000000 0x10000000 0x60000>;
};
```

- Cortex-M4 STM32Cube firmware

In STM32Cube linker script definition (.ld): keep vector table "m\_interrupts" but any new section can be added on top to use RETRAM free memory space:

```
MEMORY
{
    m_interrupts (RX) : ORIGIN = 0x00000000, LENGTH = 0x00000298
    m_any_section .... : .....
}
```

### 3.3.2.2 MCU SRAM4

By default the MCU SRAM4 is reserved for DMA chaining for Linux features. It can be freed for some other purposes by removing following:

- Linux device tree

Remove followings declarations:

```
sram: sram@10050000 {
    compatible = "mmio-sram";
    reg = <0x10050000 0x10000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x10050000 0x10000>;

    dma_pool: dma_pool@0 {
        reg = <0x0 0x10000>;
        pool;
    };
};
```

```
&dma1 {
    sram = <&dma_pool>;
};

&dma2 {
    sram = <&dma_pool>;
};
```



### 3.3.2.3 MCU SRAM3

By default the MCU SRAM3 is reserved for the IPC. It can be freed for some other purposes by removing following:

- Linux device tree

Remove followings memory region declarations:

```
vdev0vring0: vdev0vring0@10040000 {
    compatible = "shared-dma-pool";
    reg = <0x10040000 0x2000>;
    no-map;
};

vdev0vring1: vdev0vring1@10042000 {
    compatible = "shared-dma-pool";
    reg = <0x10042000 0x2000>;
    no-map;
};

vdev0buffer: vdev0buffer@10044000 {
    compatible = "shared-dma-pool";
    reg = <0x10044000 0x4000>;
    no-map;
};
```

Remove associated reference in m4\_rproc node:

```
&m4_rproc {
    memory-region = <&retram>, <&mcuram>, <&mcuram2>,
                   <&vdev0vring0>, <&vdev0vring1>, <&vdev0buffer>;
    ranges = <0x00000000 0x38000000 0x10000>,
            <0x30000000 0x30000000 0x60000>,
            <0x10000000 0x10000000 0x60000>;
};
```

- Cortex-M4 STM32Cube firmware:

Must be aligned with STM32Cube linker script definition (.ld), remove "m\_ipc\_shm":

```
MEMORY
{
    m_ipc_shm    (RW)  : ORIGIN = 0x10040000, LENGTH = 0x00008000
}
```

### 3.3.2.4 MCU SRAM1 & SRAM2

By default the MCU SRAM1 & SRAM2 are reserved for the STM32Cube firmware. This can be optimized depending on the firmware needs.

- Linux device tree

Only one section is declared for STM32Cube firmware code and data in Linux device tree

Notice that the MCURAM is aliased so accessible at addresses 0x10000000 or 0x30000000. In consequence mcuram and mcuram2 memory sections definitions have to be coherent.

```
mcuram: mcuram@ 0x30000000 {
    compatible = "shared-dma-pool";
    reg = <0x30000000 0x40000>; /* define memory base and size for Cortex-M4
firmware*/
    no-map;
```



```

    };
    mcuram2: mcuram2@0x10000000 {
        compatible = "shared-dma-pool";
        reg = <0x10000000 0x40000>; /* define memory base and size for Cortex-M4
firmware*/
        no-map;
    };

```

No update needed for m4\_proc node.

```

&m4_rproc {
    memory-region = <&retiram>, <&mcuram>, <&mcuram2>, <&vdev0vring0>,
                  <&vdev0vring1>, <&vdev0buffer>;

    ranges = <0x00000000 0x38000000 0x10000>,
            <0x30000000 0x30000000 0x60000>,
            <0x10000000 0x10000000 0x60000>;

```

- Cortex-M4 STM32Cube firmware

The memory mapping you have defined on Linux side (freed for M4 usage) needs to be consistent with STM32Cube linker script definition (.ld):

```

MEMORY
{
    m_interrupts (RX) : ORIGIN = 0x00000000, LENGTH = 0x00000298
    m_text       (RX) : ORIGIN = 0x10000000, LENGTH = 0x00020000
    m_data      (RW) : ORIGIN = 0x10020000, LENGTH = 0x00020000
    m_ipc_shm   (RW) : ORIGIN = 0x10040000, LENGTH = 0x00008000
}

```

Arm® is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



Cortex®

Linux® is a registered trademark of Linus Torvalds.

Read Only Memory

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

Advanced High-performance Bus

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Inter-Processor Communication

Direct Memory Access

Receive

Stable: 17.11.2021 - 16:41 / Revision: 17.11.2021 - 10:47



## Contents

1 Overview .....	85
2 Arm core characteristics .....	86
2.1 Reset address .....	86
2.2 Cortex-M4 multiple ports .....	86
3 Memory mapping .....	88
3.1 Overall memory mapping .....	88
3.2 Zoom in the Cortex-A7/Cortex-M4 shared memory .....	88
3.3 Possible customization of shared RAM memory .....	89
3.3.1 Overview .....	89
3.3.2 How to do that in practice .....	89
3.3.2.1 RETRAM .....	89
3.3.2.2 MCU SRAM4 .....	90
3.3.2.3 MCU SRAM3 .....	91
3.3.2.4 MCU SRAM1 & SRAM2 .....	91



---

## 1 Overview

---

This article shows the default memory mapping defined by STMicroelectronics in STM32MPU Embedded Software. It uses a subset of all memory regions that are exposed at hardware level: customers may use other memory regions or aliases that are not shown here but are described in the STM32MP15 reference manuals.

## 2 Arm core characteristics

The integration of Arm®Cortex® cores sets some constraints on the device memory mapping: the main ones are listed in this article.

### 2.1 Reset address

Arm®Cortex® cores start running from address 0x00000000 on reset, which is why this address respectively points to:


- The ROM code on the Cortex-A7 side. This read-only memory embeds the boot code that is executed when the platform boots (and executes the boot chain) or wakes up from low power STANDBY mode.
- The Retention RAM on the Cortex-M4 side. This needs to be loaded by the Cortex-A7 before releasing the Cortex-M4 reset (in the RCC) and getting it running. This is done by Linux coprocessor management, by default.

Note: since the Cortex-A7 has its ROM code mapped at address 0x00000000, it uses a hardware alias to access the retention RAM at address 0x38000000

### 2.2 Cortex-M4 multiple ports

The Cortex-M4 is connected to the interconnect (ML-AHB) via three ports, listed below and shown in the following figure:

- I-bus is used to fetch code instructions in the 0x00000000--0x1FFFFFFF address range
- D-bus is used to read/write data in the 0x00000000--0x1FFFFFFF address range
- S-bus is used for all accesses in the 0x20000000--0xFFFFFFFF address range; all STM32MP15 internal peripherals registers are mapped in this range.





Balancing the Cortex-M4 firmware accesses among those ports allows tuning of the system performance, which is why the MCU SRAM is defined in the first address range (from 0x10000000), but is also visible in the second range (from 0x30000000) in the STM32MP15 reference manuals.


Nevertheless, it is important to notice that the Cortex-M4 embedded in the STM32MP15 only allows hardware breakpoints to be set on the address range covered by the I-bus. Thus any code accessed via the S-bus has to be debugged through software breakpoints.



### 3 Memory mapping


#### 3.1 Overall memory mapping

The memory mapping below is a subset of all regions that are exposed at hardware level: it shows the default configuration used in OpenSTLinux but the customer may choose a different mapping to take advantage of other address ranges defined in STM32MP15 reference manuals.



#### 3.2 Zoom in the Cortex-A7/Cortex-M4 shared memory

The figure below is a zoom of the RAM areas that are shared between the Cortex-A7 non-secure and the Cortex-M4. This mapping is STMicroelectronics' default implementation that can be freely adapted by customers to fit to other needs.



### 3.3 Possible customization of shared RAM memory

As described in [MCU SRAM internal memory](#), ST has defined a memory mapping to be able to enable all the possible use cases in parallel but this can be customized depending on customer use cases.

#### 3.3.1 Overview

- **RETRAM** is not used except for the vector table which must be stored at address 0. The rest of this memory section can be used for any purpose.
- **MCU SRAM1** (Code) and **SRAM2** (Data) sizes can be tuned depending on user needs to better use physical area of 256KB.
- **MCU SRAM3** (IPC Buffers) can be used for other purpose if IPC is not used
- **MCU SRAM4** (DMA) can be used for other purpose if DMA1 and/or DMA2 is not used in chained mode (using MDMA)

#### 3.3.2 How to do that in practice

The memory usage is defined in both Cortex contexts:

- on Cortex-A7: in Linux device tree, using `Reserved_memory` mechanism
- on Cortex-M4: in the linker script

To ensure the consistency of the system, both memory declarations have to be updated according to the expected configuration.

##### 3.3.2.1 RETRAM

By default the RETRAM is reserved for the Cortex-M4 firmware and only the vector table uses it. The base address is fixed, the vector table section of the M4 firmware needs to be at this place but other sections may be added on top.

- Linux Device tree

"retram" memory region declaration (no update needed):



```
retram: retram@0x38000000 {
    compatible = "shared-dma-pool";
    reg = <0x38000000 0x10000>;
    no-map;
};
```

No update needed for m4\_proc node.

```
&m4_rproc {
    memory-region = <&retram>, <&mcram>, <&mcram2>, <&vdev0vring0>,
                  <&vdev0vring1>, <&vdev0buffer>;
    ranges = <0x00000000 0x38000000 0x10000>,
            <0x30000000 0x30000000 0x60000>,
            <0x10000000 0x10000000 0x60000>;
};
```

- Cortex-M4 STM32Cube firmware

In STM32Cube linker script definition (.ld): keep vector table "m\_interrupts" but any new section can be added on top to use RETRAM free memory space:

```
MEMORY
{
    m_interrupts (RX) : ORIGIN = 0x00000000, LENGTH = 0x00000298
    m_any_section .... : .....
}
```

### 3.3.2.2 MCU SRAM4

By default the MCU SRAM4 is reserved for DMA chaining for Linux features. It can be freed for some other purposes by removing following:

- Linux device tree

Remove followings declarations:

```
sram: sram@10050000 {
    compatible = "mmio-sram";
    reg = <0x10050000 0x10000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x10050000 0x10000>;

    dma_pool: dma_pool@0 {
        reg = <0x0 0x10000>;
        pool;
    };
};
```

```
&dma1 {
    sram = <&dma_pool>;
};

&dma2 {
    sram = <&dma_pool>;
};
```



### 3.3.2.3 MCU SRAM3

By default the MCU SRAM3 is reserved for the IPC. It can be freed for some other purposes by removing following:

- Linux device tree

Remove followings memory region declarations:

```
vdev0vring0: vdev0vring0@10040000 {
    compatible = "shared-dma-pool";
    reg = <0x10040000 0x2000>;
    no-map;
};

vdev0vring1: vdev0vring1@10042000 {
    compatible = "shared-dma-pool";
    reg = <0x10042000 0x2000>;
    no-map;
};

vdev0buffer: vdev0buffer@10044000 {
    compatible = "shared-dma-pool";
    reg = <0x10044000 0x4000>;
    no-map;
};
```

Remove associated reference in m4\_rproc node:

```
&m4_rproc {
    memory-region = <&retram>, <&mcuram>, <&mcuram2>,
                   <&vdev0vring0>, <&vdev0vring1>, <&vdev0buffer>;
    ranges = <0x00000000 0x38000000 0x10000>,
            <0x30000000 0x30000000 0x60000>,
            <0x10000000 0x10000000 0x60000>;
};
```

- Cortex-M4 STM32Cube firmware:

Must be aligned with STM32Cube linker script definition (.ld), remove "m\_ipc\_shm":

```
MEMORY
{
    m_ipc_shm    (RW)  : ORIGIN = 0x10040000, LENGTH = 0x00008000
}
```

### 3.3.2.4 MCU SRAM1 & SRAM2

By default the MCU SRAM1 & SRAM2 are reserved for the STM32Cube firmware. This can be optimized depending on the firmware needs.

- Linux device tree

Only one section is declared for STM32Cube firmware code and data in Linux device tree

Notice that the MCURAM is aliased so accessible at addresses 0x10000000 or 0x30000000. In consequence mcuram and mcuram2 memory sections definitions have to be coherent.

```
mcuram: mcuram@ 0x30000000 {
    compatible = "shared-dma-pool";
    reg = <0x30000000 0x40000>; /* define memory base and size for Cortex-M4
firmware*/
    no-map;
```



```

    };
    mcuram2: mcuram2@0x10000000 {
        compatible = "shared-dma-pool";
        reg = <0x10000000 0x40000>; /* define memory base and size for Cortex-M4
firmware*/
        no-map;
    };

```

No update needed for m4\_proc node.

```

&m4_rproc {
    memory-region = <&retiram>, <&mcuram>, <&mcuram2>, <&vdev0vring0>,
        <&vdev0vring1>, <&vdev0buffer>;

    ranges = <0x00000000 0x38000000 0x10000>,
        <0x30000000 0x30000000 0x60000>,
        <0x10000000 0x10000000 0x60000>;
}

```

- Cortex-M4 STM32Cube firmware

The memory mapping you have defined on Linux side (freed for M4 usage) needs to be consistent with STM32Cube linker script definition (.ld):

```

MEMORY
{
    m_interrupts (RX) : ORIGIN = 0x00000000, LENGTH = 0x00000298
    m_text (RX) : ORIGIN = 0x10000000, LENGTH = 0x00020000
    m_data (RW) : ORIGIN = 0x10020000, LENGTH = 0x00020000
    m_ipc_shm (RW) : ORIGIN = 0x10040000, LENGTH = 0x00008000
}

```

Arm® is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



Cortex®

Linux® is a registered trademark of Linus Torvalds.

Read Only Memory

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

Advanced High-performance Bus

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Inter-Processor Communication

Direct Memory Access

Receive

Stable: 26.03.2021 - 11:32 / Revision: 12.03.2021 - 11:07



## Contents

1 Overview .....	94
2 Arm core characteristics .....	95
2.1 Reset address .....	95
2.2 Cortex-M4 multiple ports .....	95
3 Memory mapping .....	97
3.1 Overall memory mapping .....	97
3.2 Zoom in the Cortex-A7/Cortex-M4 shared memory .....	97
3.3 Possible customization of shared RAM memory .....	98
3.3.1 Overview .....	98
3.3.2 How to do that in practice .....	98
3.3.2.1 RETRAM .....	98
3.3.2.2 MCU SRAM4 .....	99
3.3.2.3 MCU SRAM3 .....	100
3.3.2.4 MCU SRAM1 & SRAM2 .....	100



---

## 1 Overview

---

This article shows the default memory mapping defined by STMicroelectronics in STM32MPU Embedded Software. It uses a subset of all memory regions that are exposed at hardware level: customers may use other memory regions or aliases that are not shown here but are described in the STM32MP15 reference manuals.



## 2 Arm core characteristics

The integration of Arm®Cortex® cores sets some constraints on the device memory mapping: the main ones are listed in this article.

### 2.1 Reset address

Arm®Cortex® cores start running from address 0x00000000 on reset, which is why this address respectively points to:


- The ROM code on the Cortex-A7 side. This read-only memory embeds the boot code that is executed when the platform boots (and executes the boot chain) or wakes up from low power STANDBY mode.
- The Retention RAM on the Cortex-M4 side. This needs to be loaded by the Cortex-A7 before releasing the Cortex-M4 reset (in the RCC) and getting it running. This is done by Linux coprocessor management, by default.

Note: since the Cortex-A7 has its ROM code mapped at address 0x00000000, it uses a hardware alias to access the retention RAM at address 0x38000000

### 2.2 Cortex-M4 multiple ports

The Cortex-M4 is connected to the interconnect (ML-AHB) via three ports, listed below and shown in the following figure:

- I-bus is used to fetch code instructions in the 0x00000000--0x1FFFFFFF address range
- D-bus is used to read/write data in the 0x00000000--0x1FFFFFFF address range
- S-bus is used for all accesses in the 0x20000000--0xFFFFFFFF address range; all STM32MP15 internal peripherals registers are mapped in this range.





Balancing the Cortex-M4 firmware accesses among those ports allows tuning of the system performance, which is why the MCU SRAM is defined in the first address range (from 0x10000000), but is also visible in the second range (from 0x30000000) in the STM32MP15 reference manuals.


Nevertheless, it is important to notice that the Cortex-M4 embedded in the STM32MP15 only allows hardware breakpoints to be set on the address range covered by the I-bus. Thus any code accessed via the S-bus has to be debugged through software breakpoints.



### 3 Memory mapping


#### 3.1 Overall memory mapping

The memory mapping below is a subset of all regions that are exposed at hardware level: it shows the default configuration used in OpenSTLinux but the customer may choose a different mapping to take advantage of other address ranges defined in STM32MP15 reference manuals.



#### 3.2 Zoom in the Cortex-A7/Cortex-M4 shared memory

The figure below is a zoom of the RAM areas that are shared between the Cortex-A7 non-secure and the Cortex-M4. This mapping is STMicroelectronics' default implementation that can be freely adapted by customers to fit to other needs.



### 3.3 Possible customization of shared RAM memory

As described in [MCU SRAM internal memory](#), ST has defined a memory mapping to be able to enable all the possible use cases in parallel but this can be customized depending on customer use cases.

#### 3.3.1 Overview

- **RETRAM** is not used except for the vector table which must be stored at address 0. The rest of this memory section can be used for any purpose.
- **MCU SRAM1** (Code) and **SRAM2** (Data) sizes can be tuned depending on user needs to better use physical area of 256KB.
- **MCU SRAM3** (IPC Buffers) can be used for other purpose if IPC is not used
- **MCU SRAM4** (DMA) can be used for other purpose if DMA1 and/or DMA2 is not used in chained mode (using MDMA)

#### 3.3.2 How to do that in practice

The memory usage is defined in both Cortex contexts:

- on Cortex-A7: in Linux device tree, using `Reserved_memory` mechanism
- on Cortex-M4: in the linker script

To ensure the consistency of the system, both memory declarations have to be updated according to the expected configuration.

##### 3.3.2.1 RETRAM

By default the RETRAM is reserved for the Cortex-M4 firmware and only the vector table uses it. The base address is fixed, the vector table section of the M4 firmware needs to be at this place but other sections may be added on top.

- Linux Device tree  
"retram" memory region declaration (no update needed):



```
retram: retram@0x38000000 {
    compatible = "shared-dma-pool";
    reg = <0x38000000 0x10000>;
    no-map;
};
```

No update needed for m4\_proc node.

```
&m4_rproc {
    memory-region = <&retram>, <&mcram>, <&mcram2>, <&vdev0vring0>,
                  <&vdev0vring1>, <&vdev0buffer>;
    ranges = <0x00000000 0x38000000 0x10000>,
            <0x30000000 0x30000000 0x60000>,
            <0x10000000 0x10000000 0x60000>;
};
```

- Cortex-M4 STM32Cube firmware

In STM32Cube linker script definition (.ld): keep vector table "m\_interrupts" but any new section can be added on top to use RETRAM free memory space:

```
MEMORY
{
    m_interrupts (RX) : ORIGIN = 0x00000000, LENGTH = 0x00000298
    m_any_section .... : .....
}
```

### 3.3.2.2 MCU SRAM4

By default the MCU SRAM4 is reserved for DMA chaining for Linux features. It can be freed for some other purposes by removing following:

- Linux device tree

Remove followings declarations:

```
sram: sram@10050000 {
    compatible = "mmio-sram";
    reg = <0x10050000 0x10000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x10050000 0x10000>;

    dma_pool: dma_pool@0 {
        reg = <0x0 0x10000>;
        pool;
    };
};
```

```
&dma1 {
    sram = <&dma_pool>;
};

&dma2 {
    sram = <&dma_pool>;
};
```



### 3.3.2.3 MCU SRAM3

By default the MCU SRAM3 is reserved for the IPC. It can be freed for some other purposes by removing following:

- Linux device tree

Remove followings memory region declarations:

```
vdev0vring0: vdev0vring0@10040000 {
    compatible = "shared-dma-pool";
    reg = <0x10040000 0x2000>;
    no-map;
};

vdev0vring1: vdev0vring1@10042000 {
    compatible = "shared-dma-pool";
    reg = <0x10042000 0x2000>;
    no-map;
};

vdev0buffer: vdev0buffer@10044000 {
    compatible = "shared-dma-pool";
    reg = <0x10044000 0x4000>;
    no-map;
};
```

Remove associated reference in m4\_rproc node:

```
&m4_rproc {
    memory-region = <&retoram>, <&mcuram>, <&mcuram2>,
                   <&vdev0vring0>, <&vdev0vring1>, <&vdev0buffer>;
    ranges = <0x00000000 0x38000000 0x10000>,
            <0x30000000 0x30000000 0x60000>,
            <0x10000000 0x10000000 0x60000>;
};
```

- Cortex-M4 STM32Cube firmware:

Must be aligned with STM32Cube linker script definition (.ld), remove "m\_ipc\_shm":

```
MEMORY
{
    m_ipc_shm    (RW) : ORIGIN = 0x10040000, LENGTH = 0x00008000
}
```

### 3.3.2.4 MCU SRAM1 & SRAM2

By default the MCU SRAM1 & SRAM2 are reserved for the STM32Cube firmware. This can be optimized depending on the firmware needs.

- Linux device tree

Only one section is declared for STM32Cube firmware code and data in Linux device tree

Notice that the MCURAM is aliased so accessible at addresses 0x10000000 or 0x30000000. In consequence mcuram and mcuram2 memory sections definitions have to be coherent.

```
mcuram: mcuram@ 0x30000000 {
    compatible = "shared-dma-pool";
    reg = <0x30000000 0x40000>; /* define memory base and size for Cortex-M4
firmware*/
    no-map;
```



```

    };
    mcuram2: mcuram2@0x10000000 {
        compatible = "shared-dma-pool";
        reg = <0x10000000 0x40000>; /* define memory base and size for Cortex-M4
firmware*/
        no-map;
    };

```

No update needed for m4\_proc node.

```

&m4_rproc {
    memory-region = <&retiram>, <&mcuram>, <&mcuram2>, <&vdev0vring0>,
        <&vdev0vring1>, <&vdev0buffer>;

    ranges = <0x00000000 0x38000000 0x10000>,
        <0x30000000 0x30000000 0x60000>,
        <0x10000000 0x10000000 0x60000>;
}

```

- Cortex-M4 STM32Cube firmware

The memory mapping you have defined on Linux side (freed for M4 usage) needs to be consistent with STM32Cube linker script definition (.ld):

```

MEMORY
{
    m_interrupts (RX) : ORIGIN = 0x00000000, LENGTH = 0x00000298
    m_text      (RX) : ORIGIN = 0x10000000, LENGTH = 0x00020000
    m_data      (RW) : ORIGIN = 0x10020000, LENGTH = 0x00020000
    m_ipc_shm   (RW) : ORIGIN = 0x10040000, LENGTH = 0x00008000
}

```

Arm® is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



Cortex®

Linux® is a registered trademark of Linus Torvalds.

Read Only Memory

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

Advanced High-performance Bus

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Inter-Processor Communication

Direct Memory Access

Receive