



STM32CubeProgrammer OTP management



Contents



A quality version of this page, approved on 27 January 2020, was based off this revision.

STM32CubeProgrammer can be used to read and update the OTP of the device which is seen as a partition on the device .

This page describes the format of the partition used by embedded programming service to allow OTP access by STM32CubeProgrammer (see AN5275: USB DFU/USART protocols used in STM32MP1 Series bootloaders for protocol details).

Refer to STM32CubeProgrammer article to know how to use the STM32CubeProgrammer that is the official STMicroelectronics tool for update OTP on STM32 platforms.

Contents

| | |
|----------------------------|----|
| 1 OTP partition | 4 |
| 1.1 Access operation | 4 |
| 1.2 Data structure | 4 |
| 2 Reference list | 10 |



1 OTP partition

The OTP partition is identified by the reserved Id 0xF2 and is exported as a specific alternate setting of the USB DFU ^[1].

This is used to access the STM32MP's on-chip one time programmable memory, and is only supported in U-Boot.

The OTP partition must be programmed without a header and must have a fixed size of 1024 bytes = 256 words (32 bits), following the structure described in chapter #Data Structure.

1.1 Access operation

For read operation, the host requests the OTP partition data, and the platform replies with all the partition content (1024 bytes).

For write operation, the host needs to send the full structure containing one or more modifications. Each field is analyzed by the platform. First the OTP values are updated, then the OTP controls (such as lock) are updated.

After any write operation, a read must be done to update the Host information.

1.2 Data structure

The data structure for the STM32MP15x Series is described in the table below.

Access can be RWS = Read / Write / Sticky

| Word | Field name | Description | RWS |
|------|---------------|--|-----|
| 0 | Version | Version of this structure | R |
| 1 | Configuration | <ul style="list-style-type: none"> • Bit 8:7 TREAD[1:0]: set SAFMEM reading current level (default = 0b00) • Bit 6:3 PRGWIDTH[3:0] : SAFMEM programming pulse width (default = 0b0001) • Bit 2:1 FRC[1:0]: SAFMEM CLOCK frequency range selection: <ul style="list-style-type: none"> • 00: 10 MHz <= Freq <= 20 MHz • 01: 20 MHz <= Freq <= 30 MHz • 10: 30 MHz <= Freq <= 45 MHz • 11: 45 MHz <= Freq <= 67 MHz • Bit 0 PWRUP: SAFMEM power-up control <ul style="list-style-type: none"> • 0: SAFMEM is powered down. • 1: SAFMEM is powered up | RW |
| 2 | Reserved | <ul style="list-style-type: none"> • Bits 7 BIST2LOCK: BIST2 LOCKED <ul style="list-style-type: none"> • 0: SAFMEM BIST2 is not locked • 1: SAFMEM BIST2 is locked • Bits 6 BIST1LOCK: BIST1 LOCKED <ul style="list-style-type: none"> • 0: SAFMEM BIST1 is not locked • 1: SAFMEM BIST1 is locked • Bits 5 PWRON: SAFMEM Power Status <ul style="list-style-type: none"> • 0: SAFMEM is in power off | |



| Word | Field name | Description | RWS |
|------|-------------------|---|-----|
| 3 | Status | <ul style="list-style-type: none"> • 1: SAFMEM is in power on • note: used to poll pwrok signal value • Bits 4 PROGFAIL: Last programming status <ul style="list-style-type: none"> • 0: SAFMEM last programming was successful • 1: SAFMEM last programming failed • Bits 3 BUSY: SAFMEM operation status <ul style="list-style-type: none"> • 0: SAFMEM is Idle • 1: SAFMEM operation is on going • note: bit polling is used to determine operation completion • Bits 2 INVALID: OTP mode invalid <ul style="list-style-type: none"> • 0: OTP mode is not OTP-INVALID • 1: OTP mode is OTP-INVALID • Bits 1 FULLDBG: OTP mode in full debug <ul style="list-style-type: none"> • 0: OTP mode is OTP-OPEN1 • 1: OTP mode is OTP-OPEN2 • Bits 0 SECURE: OTP mode secured <ul style="list-style-type: none"> • 0: OTP mode is not OTP-SECURED • 1: OTP mode is OTP-SECURED | R |
| 4 | General Lock conf | <ul style="list-style-type: none"> • Bit4 GPLOCK: SAFMEM programming sticky lock <ul style="list-style-type: none"> • 0: SAFMEM programming allowed • 1: SAFMEM programming is disabled until the next system-reset • Bit 3 FENREG feature enable register sticky lock <ul style="list-style-type: none"> • 0: BSEC_FENABLE register is not locked • 1: BSEC_FENABLE register is locked until the next system reset • Bit 2 DENREG debug enable register sticky lock <ul style="list-style-type: none"> • 0: BSEC_DENABLE register is not locked • 1: BSEC_DENABLE register is locked until the next system reset • Bit 1 : Reserved, must be kept at reset value. • Bit 0 OTP: upper OTP region access: <ul style="list-style-type: none"> • 0: not locked • 1: Locked until the next system reset, when locked, the upper region OTP can not be read out from SAFMEM. | RWS |
| | | <ul style="list-style-type: none"> • Bits 31:11 Reserved, must be kept at reset value. • Bit 10 DBGSWENABLE: Control self-hosted debug enable with signal dbgswenable <ul style="list-style-type: none"> • 0: memory-mapped accesses to all ETM registers are disabled and return error • 1: no effect on external debugger accesses • Bit 9 CFGDISABLE: Write access to secure GIC registers disable with signal: cfgsdisable <ul style="list-style-type: none"> • 0: no effect, all GIC registers can be accessed • 1: Disable write access to some Secure GIC registers | |



| Word | Field name | Description | RWS |
|------|--------------------|--|-----|
| 5 | Debug conf | <ul style="list-style-type: none"> • Bit 8:7 CP15SDISABLE[1:0]: Write access to some secure Cortex-A7 CP15 registers is disabled <ul style="list-style-type: none"> • CPDISABLE[0] applies to CPU0. • CPDISABLE[1] applies to CPU1 • 0: All CP15 registers can be accessed • 1: Disable write access to some secure CP15 registers into Cortex-A7 corresponding CPU • Bit 6 SPNIDEN: Secure privilege non-invasive debug enable with signal spiden <ul style="list-style-type: none"> • 0: Secure privilege non-invasive debug disabled • 1: Secure privilege non-invasive debug enabled • Bit 5 SPIDEN: Secure privilege invasive debug enable with signal spniden <ul style="list-style-type: none"> • 0: Secure privilege invasive debug disabled • 1: Secure privilege invasive debug enabled • Bit 4 HDPEN: Hardware debug port enable with signal hdpn <ul style="list-style-type: none"> • 0: Hardware debug port disabled • 1: Hardware debug port enabled • Bit 3 DEVICEEN: Controls the access to debug component via external debug port by signal deviceen <ul style="list-style-type: none"> • 0: Disabled • 1: Enabled • Bit 2 NIDEN: Non-invasive debug enable with signal niden <ul style="list-style-type: none"> • 0: Non-invasive debug disabled • 1: Non-invasive debug enabled • Bit 1 DBGGEN: Debug enable with signal dbgen <ul style="list-style-type: none"> • 0: Disabled • 1: Enabled • Bit 0 DFTEN: DFT enable with signal dften <ul style="list-style-type: none"> • 0: DFT disabled • 1: DFT enabled | RW |
| 6 | Reserved | | |
| 7 | Reserved | | |
| 8 | Disturbed status 1 | <ul style="list-style-type: none"> • Bit 31 : OTP 31 status • ... • Bit 0 : OTP 0 status | R |
| 9 | Disturbed status 2 | <ul style="list-style-type: none"> • Bit 31 : OTP 63 status • ... • Bit 0 : OTP 32 status | R |
| 10 | Disturbed status 3 | <ul style="list-style-type: none"> • Bit 31 : OTP 95 status • ... • Bit 0 : OTP 64 status | R |
| 11 | Reserved | | |



| Word | Field name | Description | RWS |
|------|--------------------|--|-----|
| 12 | Reserved | | |
| 13 | Reserved | | |
| 14 | Error status 1 | <ul style="list-style-type: none"> • Bit 31 : OTP 31 status • ... • Bit 0 : OTP 0 status | R |
| 15 | Error status 2 | <ul style="list-style-type: none"> • Bit 31 : OTP 63 status • ... • Bit 0 : OTP 32 status | R |
| 16 | Error status 3 | <ul style="list-style-type: none"> • Bit 31 : OTP 95 status • ... • Bit 0 : OTP 64 status | R |
| 17 | Reserved | | |
| 18 | Reserved | | |
| 19 | Reserved | | |
| 20 | Permanent lock 1 | <ul style="list-style-type: none"> • Bit 31 : OTP 31 permanent lock • ... • Bit 0 : OTP 0 permanent lock | RWS |
| 21 | Permanent lock 2 | <ul style="list-style-type: none"> • Bit 31 : OTP 63 permanent lock • ... • Bit 0 : OTP 32 permanent lock | RWS |
| 22 | Permanent lock 3 | <ul style="list-style-type: none"> • Bit 31 : OTP 95 Permanent lock • ... • Bit 0 : OTP 64 permanent lock | RWS |
| 23 | Reserved | | |
| 24 | Reserved | | |
| 25 | Reserved | | |
| 26 | Programming lock 1 | <ul style="list-style-type: none"> • Bit 31 : OTP 31 programming lock • ... • Bit 0 : OTP 0 programming lock | RWS |
| 27 | Programming lock 2 | <ul style="list-style-type: none"> • Bit 31 : OTP 63 programming lock • ... • Bit 0 : OTP 32 programming lock | RWS |
| 28 | Programming lock 3 | <ul style="list-style-type: none"> • Bit 31 : OTP 95 programming lock • ... • Bit 0 : OTP 64 programming lock | RWS |
| 29 | Reserved | | |



| Word | Field name | Description | RWS |
|------|---------------------|--|-----|
| 30 | Reserved | | |
| 31 | Reserved | | |
| 32 | Shadow write lock 1 | <ul style="list-style-type: none"> • Bit 31 : OTP 31 shadow write lock • ... • Bit 0 : OTP 0 shadow write lock | RWS |
| 33 | Shadow write lock 2 | <ul style="list-style-type: none"> • Bit 31 : OTP 63 shadow write lock • ... • Bit 0 : OTP 32 shadow write lock | RWS |
| 34 | Shadow write lock 3 | <ul style="list-style-type: none"> • Bit 31 : OTP 95 shadow write lock • ... • Bit 0 : OTP 64 shadow write lock | RWS |
| 35 | Reserved | | |
| 36 | Reserved | | |
| 37 | Reserved | | |
| 38 | Shadow read lock 1 | <ul style="list-style-type: none"> • Bit 31 : OTP 31 shadow read lock • ... • Bit 0 : OTP 0 shadow read lock | RWS |
| 39 | Shadow read lock 2 | <ul style="list-style-type: none"> • Bit 31 : OTP 63 shadow read lock • ... • Bit 0 : OTP 32 shadow read lock | RWS |
| 40 | Shadow read lock 3 | <ul style="list-style-type: none"> • Bit 31 : OTP 95 shadow read lock • ... • Bit 0 : OTP 64 shadow read lock | RWS |
| 41 | Reserved | | |
| 42 | Reserved | | |
| 43 | Reserved | | |
| 44 | OTP 0 | Value of OTP 0 | RW |
| 45 | OTP 1 | Value of OTP 1 | RW |
| ... | OTP ... | Value of OTP ... | RW |
| 139 | OTP95 | Value of OTP 95 | RW |
| 140 | Reserved | | |
| ... | Reserved | | |
| 251 | Reserved | | |
| | | <ul style="list-style-type: none"> • Bit 7:4 ECC_USE[3:0]: <ul style="list-style-type: none"> • 0x0: No | |



| Word | Field name | Description | RWS |
|------|------------------------|--|-----|
| 252 | Configuration register | <ul style="list-style-type: none"> • 0x1: SAFMEM use ECC for upper OTP bits • others: Reserved • Bit 3:0 SAFMEM_SIZE[3:0]: <ul style="list-style-type: none"> • 0x2: 2 Kbytes • 0x4: 4 Kbytes • 0x8: 8 Kbytes • others: Reserved | R |
| 253 | IP version | <ul style="list-style-type: none"> • Bit 7:4 MAJREV[3:0]: IP version major revision information • Bit 3:0 MINREV[3:0]: IP version minor revision information | R |
| 254 | IP ID | | R |
| 255 | IP_Magic_ID | | R |



2 Reference list

- https://en.wikipedia.org/wiki/USB#Device_Firmware_Upgrade

One Time Programmed

Device Firmware Upgrade

Das U-Boot -- the Universal Boot Loader (see U-Boot_overview)

Boot and Security and OTP control

Embedded Trace Macrocell

Generic Interrupt Controller

Cortex[®]

Central processing unit

Techniques implemented during semiconductor development to improve device testability (Scan, BIST...).

Elliptic curve cryptography

Error Correction Capability