



STGEN internal peripheral

---

STGEN internal peripheral



---

## Contents

---

1. STGEN internal peripheral .....	3
2. Boot chain overview .....	9
3. ETZPC internal peripheral .....	9
4. How to assign an internal peripheral to a runtime context .....	9
5. STM32CubeMX .....	9
6. STM32MP15 ROM code overview .....	9
7. STM32MP15 resources .....	9
8. STM32MPU Embedded Software architecture overview .....	9



## Contents

1 Article purpose .....	4
2 Peripheral overview .....	5
2.1 Features .....	5
2.2 Security support .....	5
3 Peripheral usage and associated software .....	6
3.1 Boot time .....	6
3.2 Runtime .....	6
3.2.1 Overview .....	6
3.2.2 Software frameworks .....	6
3.2.3 Peripheral configuration .....	6
3.2.4 Peripheral assignment .....	6
4 How to go further .....	8
5 References .....	9



---

## 1 Article purpose

---

The purpose of this article is to:

- briefly introduce the STGEN peripheral and its main features
- indicate the level of security supported by this hardware block
- explain how it can be allocated to the three runtime contexts and linked to the corresponding software components
- explain, when necessary, how to configure the STGEN peripheral.



---

## 2 Peripheral overview

---

The STGEN peripheral provides the reference clock used by the Arm®Cortex®-A7 generic timer for its counters, including the system tick generation.

It is clocked by ACLK (the AXI bus clock), so caution is needed when this clock is changed; otherwise the operating system (running on the Cortex-A7) might run with a varying reference clock.

### 2.1 Features

Refer to the [STM32MP15 reference manuals](#) for the complete list of features, and to the software components, introduced below, to see which features are implemented.

### 2.2 Security support

The STGEN is a single-instance peripheral that can be accessed via the two following register sets:

- STGENC for the control. That is, a **secure** port (under ETZPC control).
- STGENR for the read-only access. That is, a **non secure** port.



## 3 Peripheral usage and associated software

### 3.1 Boot time

The STGEN is first initialized by the ROM code, then updated by the FSBL (see [Boot chain overview](#)) once the clock tree is set up.

### 3.2 Runtime

#### 3.2.1 Overview

Linux® and OP-TEE use the Arm Cortex-A7 generic timer that gets its counter from the STGEN, but this is transparent at run time.

Hence there is no runtime allocation decision for this peripheral: **both contexts are selected by default**.

#### 3.2.2 Software frameworks

Domain	Peripheral	Software components			Comment
OP-TEE	Linux	STM32Cube			
Core	STGEN	see comment	see comment		Not applicable as the STGEN peripheral is configured at boot time and not accessed at runtime

#### 3.2.3 Peripheral configuration


#### 3.2.4 Peripheral assignment

**Check boxes** illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via STM32CubeMX.

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in STM32MP15 reference manuals.



Domain	Peripheral	Runtime allocation		Comment
Instance	Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)	
Core	STGEN	STGEN		



---

## 4 How to go further

---





## 5 References

System Time Generator

Arm<sup>®</sup> is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



Cortex<sup>®</sup>

First Stage Boot Loader

Linux<sup>®</sup> is a registered trademark of Linus Torvalds.

Open Portable Trusted Execution Environment

Stable: 12.03.2021 - 11:29 / Revision: 12.03.2021 - 11:15

**Invalid target:** no reviewed revision corresponds to the given ID.

[Return to Boot chain overview.](#)

Stable: 31.07.2020 - 14:57 / Revision: 31.07.2020 - 14:56

**Invalid target:** no reviewed revision corresponds to the given ID.

[Return to ETZPC internal peripheral.](#)

Stable: 08.03.2021 - 16:13 / Revision: 16.02.2021 - 17:11

**Invalid target:** no reviewed revision corresponds to the given ID.

[Return to How to assign an internal peripheral to a runtime context.](#)

Stable: 23.09.2020 - 13:22 / Revision: 12.06.2020 - 13:25

**Invalid target:** no reviewed revision corresponds to the given ID.

[Return to STM32CubeMX.](#)

Stable: 01.04.2021 - 11:49 / Revision: 29.03.2021 - 08:47

**Invalid target:** no reviewed revision corresponds to the given ID.

[Return to STM32MP15 ROM code overview.](#)

Stable: 17.11.2020 - 17:06 / Revision: 10.11.2020 - 07:49

**Invalid target:** no reviewed revision corresponds to the given ID.

[Return to STM32MP15 resources.](#)

Stable: 26.03.2021 - 11:32 / Revision: 12.03.2021 - 11:07

**Invalid target:** no reviewed revision corresponds to the given ID.

[Return to STM32MPU Embedded Software architecture overview.](#)