



RCC internal peripheral



Contents

1. RCC internal peripheral	3
2. Boot chain overview	9
3. Clock overview	9
4. Device tree	9
5. HDP internal peripheral	9
6. How to assign an internal peripheral to a runtime context	9
7. OP-TEE overview	10
8. Reset overview	10
9. STM32CubeMP1 architecture	10
10. STM32CubeMX	10
11. STM32MP15 clock tree	10
12. STM32MP15 resources	10
13. STM32MPU Embedded Software architecture overview	10
14. TF-A overview	10



Contents

1 Article purpose	4
2 Peripheral overview	5
2.1 Features	5
2.2 Security support	5
3 Peripheral usage and associated software	6
3.1 Boot time	6
3.2 Runtime	6
3.2.1 Overview	6
3.2.2 Software frameworks	6
3.2.3 Peripheral configuration	7
3.2.4 Peripheral assignment	7
4 How to go further	8
5 References	9



1 Article purpose

The purpose of this article is to:

- briefly introduce the RCC peripheral and its main features
- indicate the level of security supported by this hardware block
- explain, when necessary, how to configure the RCC peripheral.



2 Peripheral overview

The **RCC** peripheral is used to control the internal peripherals, as well as the **reset** signals and **clock** distribution. The RCC gets several internal (LSI, HSI and CSI) and external (LSE and HSE) clocks. They are used as clock sources for the hardware blocks, either directly or indirectly, via the four PLLs (PLL1, PLL2, PLL3 and PLL4) that allow to achieve high frequencies.

2.1 Features

Refer to the [STM32MP15 reference manuals](#) for the complete list of features, and to the software components, introduced below, to see which features are really implemented.

2.2 Security support

The RCC is a **secure** peripheral. There are two levels of security, which are controlled via two bits in the RCC_TZCR register (only accessible in secure mode):

- **TZEN** allows to set some RCC registers in secure mode, in particular registers for configuring PLL1 and PLL2, in order to secure a TrustZone perimeter for the Cortex[®]-A7 secure core and its peripherals.
- **MCKPROT** allows extending the TZEN secure clock control perimeter to PLL3 and to the MCU subsystem, so to the Cortex[®]-M4 and its bus clock.

Please note that all RCC registers can be read from the non-secure world.



3 Peripheral usage and associated software

3.1 Boot time

The RCC security level differs for each boot chain:

- the trusted boot chain sets TZEN to 1 and MCKPROT to 0
- the basic boot chain sets TZEN to 0 and MCKPROT to 0

The RCC is used by all the boot components: the ROM code, the FSBL, the SSBL and up to the Linux[®] kernel. Nevertheless, the main initialization step is performed by the FSBL that is responsible for the clock tree initialization: it consists in configuring all the input clocks, the PLL and the clock sources that are selected as kernel clocks for all peripherals. The whole configuration is carried out by the device tree.

The STM32CubeMX tool allows configuring in one place the clock tree that will be applied at boot time and used at runtime, so it is highly recommended to use it to generate your device tree. Moreover, the STM32CubeMX integrates all the information documented in the STM32MP15 reference manuals, making this configuration step straightforward.

3.2 Runtime

3.2.1 Overview

The RCC peripheral is shared at runtime:

- the Arm[®]Cortex[®]-A7 secure core controls all the secure registers (refer to TZEN and MCKPROT bit descriptions) through the RCC OP-TEE driver. The access to some secure registers from the Cortex[®]-A7 non-secure core can be achieved via runtime secure services implemented in the secure monitor (from the OP-TEE if it is present, otherwise from the TF-A).
- the Arm[®]Cortex[®]-A7 non-secure core controls the clock management via the clock framework, and the reset management via the reset framework in Linux[®].
- the Arm[®]Cortex[®]-M4 core controls all the clock and reset managements in STM32Cube with the RCC HAL driver

Concurrent control from each context is possible because the above managements are performed via independent registers.

3.2.2 Software frameworks

Domain	Peripheral	Software components			Comment
OP-TEE	Linux	STM32Cube			
Power & Thermal	RCC	OP-TEE RCC driver	Reset framework Clock framework	STM32Cube RCC driver	



3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration can be done alone via the [STM32CubeMX](#) tool for all internal peripherals, and then manually completed (particularly for external peripherals), according to the information given in the corresponding software framework article.


3.2.4 Peripheral assignment

Check boxes illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned () to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via [STM32CubeMX](#).

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in [STM32MP15 reference manuals](#)



Internal peripherals

Domain	Peripheral	Runtime allocation		Comment
Instance	Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)	
Power & Thermal	RCC	RCC		



4 How to go further

The RCC is interfaced with the HDP internal peripheral, thus offering the flexibility to monitor the main RCC state signals on the debug pins.

Please refer to the STM32MP15 reference manuals for the full list of signals that can be monitored.



5 References

Reset and Clock Control

Low Speed Internal oscillator (STM32 clock source)

High Speed Internal oscillator (STM32 clock source) or High Speed Synchronous Serial Interface (MIPI[®] Alliance standard)

Multi Speed Internal oscillator (STM32 clock source)

Low Speed External oscillator (STM32 clock source)

High Speed External oscillator (STM32 clock source)

TrustZone[®]

Arm[®] and TrustZone[®] are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Cortex[®]

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Read Only Memory

First Stage Boot Loader

Second Stage Boot Loader

Linux[®] is a registered trademark of Linus Torvalds.

Arm[®] is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



Open Portable Trusted Execution Environment

Stable: 12.03.2021 - 11:29 / Revision: 12.03.2021 - 11:15

Invalid target: no reviewed revision corresponds to the given ID.

[Return to Boot chain overview.](#)

Stable: 15.10.2019 - 11:58 / Revision: 15.10.2019 - 11:57

Invalid target: no reviewed revision corresponds to the given ID.

[Return to Clock overview.](#)

Stable: 19.03.2021 - 08:52 / Revision: 19.03.2021 - 08:49

Invalid target: no reviewed revision corresponds to the given ID.

[Return to Device tree.](#)

Stable: 25.10.2019 - 08:38 / Revision: 25.10.2019 - 08:37

Invalid target: no reviewed revision corresponds to the given ID.

[Return to HDP internal peripheral.](#)

Stable: 08.03.2021 - 16:13 / Revision: 16.02.2021 - 17:11

Invalid target: no reviewed revision corresponds to the given ID.

[Return to How to assign an internal peripheral to a runtime context.](#)

Stable: 13.05.2020 - 08:56 / Revision: 13.05.2020 - 08:54



Stable: 15.10.2019 - 14:08 / Revision: 15.10.2019 - 14:08

Invalid target: no reviewed revision corresponds to the given ID.

[Return to OP-TEE overview.](#)

Stable: 15.10.2019 - 14:08 / Revision: 15.10.2019 - 14:08

Invalid target: no reviewed revision corresponds to the given ID.

[Return to Reset overview.](#)

Stable: 31.03.2021 - 11:58 / Revision: 23.03.2021 - 14:07

Invalid target: no reviewed revision corresponds to the given ID.

[Return to STM32CubeMP1 architecture.](#)

Stable: 23.09.2020 - 13:22 / Revision: 12.06.2020 - 13:25

Invalid target: no reviewed revision corresponds to the given ID.

[Return to STM32CubeMX.](#)

Stable: 17.03.2021 - 13:06 / Revision: 17.03.2021 - 13:00

Invalid target: no reviewed revision corresponds to the given ID.

[Return to STM32MP15 clock tree.](#)

Stable: 17.11.2020 - 17:06 / Revision: 10.11.2020 - 07:49

Invalid target: no reviewed revision corresponds to the given ID.

[Return to STM32MP15 resources.](#)

Stable: 26.03.2021 - 11:32 / Revision: 12.03.2021 - 11:07

Invalid target: no reviewed revision corresponds to the given ID.

[Return to STM32MPU Embedded Software architecture overview.](#)

Stable: 22.04.2021 - 11:23 / Revision: 09.04.2021 - 13:17

Invalid target: no reviewed revision corresponds to the given ID.

[Return to TF-A overview.](#)