



NVIC internal peripheral



# NVIC internal peripheral

Stable: 11.02.2019 - 11:21 / Revision: 18.01.2019 - 16:04

A [quality version](#) of this page, [accepted](#) on 11 February 2019, was based off this revision.

Template:ArticleMainWriter Template:ArticleApprovedVersion

## Contents

1 Article purpose .....	2
2 Peripheral overview .....	2
<b>2.1 Features</b> .....	<b>2</b>
<b>2.2 Security support</b> .....	<b>3</b>
3 Peripheral usage and associated software .....	3
<b>3.1 Boot time</b> .....	<b>3</b>
<b>3.2 Runtime</b> .....	<b>3</b>
3.2.1 Overview .....	3
3.2.2 Software frameworks .....	3
3.2.3 Peripheral configuration .....	3
3.2.4 Peripheral assignment .....	4
4 How to go further .....	5
5 References .....	5

## 1 Article purpose

The purpose of this article is to:

- briefly introduce the NVIC and its main features
- indicate the level of security supported by this hardware block
- explain how the NVIC can be configured.

## 2 Peripheral overview

The **NVIC** is the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 interrupt controller. As a result, it cannot be accessed by the Arm Cortex-A7 core.

### 2.1 Features

Refer to [STM32MP15 reference manuals](#) for the complete list of features, and to the software components, introduced below, to see which features are implemented.



## 2.2 Security support

The NVIC is a **non-secure** peripheral.

# 3 Peripheral usage and associated software

## 3.1 Boot time

The NVIC can be configured through the [STM32Cube](#). Refer to the [STM32MP15 interrupts](#) article for more information on the interrupt configuration strategy.

## 3.2 Runtime

### 3.2.1 Overview

The NVIC can be allocated only to the Arm Cortex-M4 core to be controlled in the STM32Cube by the [NVIC HAL driver](#).

### 3.2.2 Software frameworks

Do	Peri	Software frameworks			Comment
main Cortex -A7 non-secure (OTE)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)			
Core/Interrupts	NVIC		STM32Cube NVIC driver		

### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration can be done alone via the [STM32CubeMX](#) tool for all internal peripherals, and then manually completed (particularly for external peripherals), according to the information given in the corresponding software framework article.


### 3.2.4 Peripheral assignment

**Check boxes** illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to How to assign an internal peripheral to a runtime context for more information on how to assign peripherals manually or via STM32CubeMX.

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in STM32MP15 reference manuals.



Do	Per	Runtime allocation			Comme
ma	in	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)		
in	era				
	x-				
	A				
In	7				
st	se				
a	re				
nc	(				
e	O				
	P-				
	T				
	E				
	E)				
C					
ore	N	NVIC			
/l	V				
nt	I				
er	C				
ru					
pt					
s					



---

## 4 How to go further

---

Victor P. Nelson's training <sup>[1]</sup> provides detailed information on the NVIC behavior and implementation in STM32F4 microcontrollers, that can easily be transposed to the STM32MP15 Cortex-M4 based coprocessor.

---

## 5 References

---

- [http://www.eng.auburn.edu/~nelson/courses/elec5260\\_6260/slides/ARM%20STM32F407%20Interrupts.pdf](http://www.eng.auburn.edu/~nelson/courses/elec5260_6260/slides/ARM%20STM32F407%20Interrupts.pdf) *ARM and STM32F4xx Operating Modes & Interrupt Handling*

Nested Vectored Interrupt Controller

Open Portable Trusted Execution Environment