



---

## MCU SRAM internal memory



## Contents

1. MCU SRAM internal memory .....	38
2. DMA internal peripheral .....	8
3. Dmaengine overview .....	13
4. ETZPC internal peripheral .....	18
5. How to assign an internal peripheral to a runtime context .....	23
6. Linux RPMsg framework overview .....	28
7. Linux remoteproc framework overview .....	33
8. OP-TEE overview .....	43
9. RETRAM internal memory .....	48
10. Reserved memory .....	53
11. STM32CubeMP1 architecture .....	58
12. STM32CubeMX .....	63
13. STM32CubeProgrammer .....	68
14. STM32MP15 RAM mapping .....	73
15. STM32MP15 ROM code overview .....	78
16. STM32MP15 resources .....	83
17. STM32MPU Embedded Software architecture overview .....	88



A quality version of this page, accepted on 4 February 2020, was based off this revision.

## Contents

1 Article purpose .....	39
2 Peripheral overview .....	40
2.1 Features .....	40
2.2 Security support .....	40
3 Peripheral usage and associated software .....	41
3.1 Boot time .....	41
3.2 Runtime .....	41
3.2.1 Overview .....	41
3.2.2 Software frameworks .....	41
3.2.3 Peripheral configuration .....	41
3.2.4 Peripheral assignment .....	42



---

## 1 Article purpose

---

The purpose of this article is to

- briefly introduce the MCU RAM memory and its main features
- indicate the level of security supported by this hardware block
- explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
- explain how to configure the MCU RAM memory.



---

## 2 Peripheral overview

---

The **MCU SRAM** internal memory is 384-Kbyte wide and physically near to the Cortex<sup>®</sup>-M4 for optimized performances from this core. It is split into four separate banks:

- MCU SRAM1 (128 Kbytes)
- MCU SRAM2 (128 Kbytes)
- MCU SRAM3 (64 Kbytes)
- MCU SRAM4 (64 Kbytes)

Those banks have individual security control (cf. [security support](#) below) and automatic clock gating (for power management optimization), but they are not supplied when the system goes to Standby low power mode, so their content is lost in that case.

### 2.1 Features

Refer to [STM32MP15 reference manuals](#) for the complete features list, and to the software components, introduced below, to know which features are really implemented.

### 2.2 Security support

Each MCU SRAM1/SRAM2/SRAM3/SRAM4 bank is **secure aware** (under ETZPC control).



## 3 Peripheral usage and associated software

### 3.1 Boot time

The ROM code uses the MCU SRAM1 to store the USB context during a boot on USB for Flash programming (with STM32CubeProgrammer).

Linux remoteproc framework (running on the Cortex<sup>®</sup>-A7) loads the Cortex<sup>®</sup>-M4 firmware code into the MCU SRAM, except the exception table that must be loaded in the RETRAM since the Cortex<sup>®</sup>-M4 is looking for its reset entry point at address 0x00000000. The overall memory mapping is shown in the platform memory mapping section.

### 3.2 Runtime

#### 3.2.1 Overview

Each MCU SRAM bank can be allocated to:

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 secure for using in OP-TEE

or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 non-secure for using in Linux<sup>®</sup> with reserved memory, that is used by the dmaengine (for DMA buffers management) or RPMsg for interprocess communication with the coprocessor

and/or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 for using in STM32Cube

Notice the **and/or** allocation between Cortex<sup>®</sup>-A7 non-secure and Cortex<sup>®</sup>-M4, meaning that it is possible to share banks between those cores, typically to realize inter process communication between RPMsg on Linux side and OpenAMP on STM32Cube side.

The default assignement set in STMicroelectronics distribution is in line with the platform memory mapping, that can be adapted by the platform user.

#### 3.2.2 Software frameworks

Domain	Peripheral	Software frameworks			Comment
Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4  (STM32Cube)			
Core/RAM	MCU SRAM	OP-TEE overview	Linux reserved memory	STM32Cube	

#### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration by itself can be done via the STM32CubeMX tool for all internal peripherals. It can then be manually completed (especially for external peripherals) according to the information given in the corresponding software framework article.



The several SRAM banks are accessible via different address ranges in order to benefit from the Cortex-M4 multiple ports.


### 3.2.4 Peripheral assignment

Check boxes illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via STM32CubeMX.

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in STM32MP15 reference manuals



Internal peripherals

Domain	Peripheral	Runtime allocation		Comment
Instance	Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)	
Core/RAM	MCU SRAM	SRAM1		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM2		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM3		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM4		Assignment (between A7 S and A7 NS / M4) Shareable (between



Domain	Peripheral	Runtime allocation				Comment
						A7 NS and M4)

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

#### Open Portable Trusted Execution Environment

Stable: 13.10.2020 - 08:29 / Revision: 13.10.2020 - 08:29

## Contents

1 Article purpose .....	9
2 Peripheral overview .....	10
2.1 Features .....	10
2.2 Security support .....	10
3 Peripheral usage and associated software .....	11
3.1 Boot time .....	11
3.2 Runtime .....	11
3.2.1 Overview .....	11
3.2.2 Software frameworks .....	11
3.2.3 Peripheral configuration .....	11
3.2.4 Peripheral assignment .....	12





---

## 1 Article purpose

---

The purpose of this article is to

- briefly introduce the MCU RAM memory and its main features
- indicate the level of security supported by this hardware block
- explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
- explain how to configure the MCU RAM memory.



---

## 2 Peripheral overview

---

The **MCU SRAM** internal memory is 384-Kbyte wide and physically near to the Cortex<sup>®</sup>-M4 for optimized performances from this core. It is split into four separate banks:

- MCU SRAM1 (128 Kbytes)
- MCU SRAM2 (128 Kbytes)
- MCU SRAM3 (64 Kbytes)
- MCU SRAM4 (64 Kbytes)

Those banks have individual security control (cf. [security support](#) below) and automatic clock gating (for power management optimization), but they are not supplied when the system goes to Standby low power mode, so their content is lost in that case.

### 2.1 Features

Refer to [STM32MP15 reference manuals](#) for the complete features list, and to the software components, introduced below, to know which features are really implemented.

### 2.2 Security support

Each MCU SRAM1/SRAM2/SRAM3/SRAM4 bank is **secure aware** (under ETZPC control).



## 3 Peripheral usage and associated software

### 3.1 Boot time

The ROM code uses the MCU SRAM1 to store the USB context during a boot on USB for Flash programming (with STM32CubeProgrammer).

Linux remoteproc framework (running on the Cortex<sup>®</sup>-A7) loads the Cortex<sup>®</sup>-M4 firmware code into the MCU SRAM, except the exception table that must be loaded in the RETRAM since the Cortex<sup>®</sup>-M4 is looking for its reset entry point at address 0x00000000. The overall memory mapping is shown in the platform memory mapping section.

### 3.2 Runtime

#### 3.2.1 Overview

Each MCU SRAM bank can be allocated to:

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 secure for using in OP-TEE

or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 non-secure for using in Linux<sup>®</sup> with reserved memory, that is used by the dmaengine (for DMA buffers management) or RPMsg for interprocess communication with the coprocessor

and/or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 for using in STM32Cube

Notice the **and/or** allocation between Cortex<sup>®</sup>-A7 non-secure and Cortex<sup>®</sup>-M4, meaning that it is possible to share banks between those cores, typically to realize inter process communication between RPMsg on Linux side and OpenAMP on STM32Cube side.

The default assignement set in STMicroelectronics distribution is in line with the platform memory mapping, that can be adapted by the platform user.

#### 3.2.2 Software frameworks

Domain	Peripheral	Software frameworks			Comment
Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4  (STM32Cube)			
Core/RAM	MCU SRAM	OP-TEE overview	Linux reserved memory	STM32Cube	

#### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration by itself can be done via the STM32CubeMX tool for all internal peripherals. It can then be manually completed (especially for external peripherals) according to the information given in the corresponding software framework article.



The several SRAM banks are accessible via different address ranges in order to benefit from the Cortex-M4 multiple ports.


### 3.2.4 Peripheral assignment

Check boxes illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via STM32CubeMX.

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in STM32MP15 reference manuals



Domain	Peripheral	Runtime allocation		Comment
Instance	Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)	
Core/RAM	MCU SRAM	SRAM1		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM2		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM3		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM4		Assignment (between A7 S and A7 NS / M4) Shareable (between



Domain	Peripheral	Runtime allocation				Comment
						A7 NS and M4)

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

#### Open Portable Trusted Execution Environment

Stable: 26.11.2020 - 13:29 / Revision: 18.11.2020 - 11:04

## Contents

1 Article purpose .....	14
2 Peripheral overview .....	15
2.1 Features .....	15
2.2 Security support .....	15
3 Peripheral usage and associated software .....	16
3.1 Boot time .....	16
3.2 Runtime .....	16
3.2.1 Overview .....	16
3.2.2 Software frameworks .....	16
3.2.3 Peripheral configuration .....	16
3.2.4 Peripheral assignment .....	17



---

## 1 Article purpose

---

The purpose of this article is to

- briefly introduce the MCU RAM memory and its main features
- indicate the level of security supported by this hardware block
- explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
- explain how to configure the MCU RAM memory.



---

## 2 Peripheral overview

---

The **MCU SRAM** internal memory is 384-Kbyte wide and physically near to the Cortex<sup>®</sup>-M4 for optimized performances from this core. It is split into four separate banks:

- MCU SRAM1 (128 Kbytes)
- MCU SRAM2 (128 Kbytes)
- MCU SRAM3 (64 Kbytes)
- MCU SRAM4 (64 Kbytes)

Those banks have individual security control (cf. [security support](#) below) and automatic clock gating (for power management optimization), but they are not supplied when the system goes to Standby low power mode, so their content is lost in that case.

### 2.1 Features

Refer to [STM32MP15 reference manuals](#) for the complete features list, and to the software components, introduced below, to know which features are really implemented.

### 2.2 Security support

Each MCU SRAM1/SRAM2/SRAM3/SRAM4 bank is **secure aware** (under ETZPC control).



## 3 Peripheral usage and associated software

### 3.1 Boot time

The ROM code uses the MCU SRAM1 to store the USB context during a boot on USB for Flash programming (with STM32CubeProgrammer).

Linux remoteproc framework (running on the Cortex<sup>®</sup>-A7) loads the Cortex<sup>®</sup>-M4 firmware code into the MCU SRAM, except the exception table that must be loaded in the RETRAM since the Cortex<sup>®</sup>-M4 is looking for its reset entry point at address 0x00000000. The overall memory mapping is shown in the platform memory mapping section.

### 3.2 Runtime

#### 3.2.1 Overview

Each MCU SRAM bank can be allocated to:

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 secure for using in OP-TEE

or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 non-secure for using in Linux<sup>®</sup> with reserved memory, that is used by the dmaengine (for DMA buffers management) or RPMsg for interprocess communication with the coprocessor

and/or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 for using in STM32Cube

Notice the **and/or** allocation between Cortex<sup>®</sup>-A7 non-secure and Cortex<sup>®</sup>-M4, meaning that it is possible to share banks between those cores, typically to realize inter process communication between RPMsg on Linux side and OpenAMP on STM32Cube side.

The default assignement set in STMicroelectronics distribution is in line with the platform memory mapping, that can be adapted by the platform user.

#### 3.2.2 Software frameworks

Domain	Peripheral	Software frameworks			Comment
Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4  (STM32Cube)			
Core/RAM	MCU SRAM	OP-TEE overview	Linux reserved memory	STM32Cube	

#### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration by itself can be done via the STM32CubeMX tool for all internal peripherals. It can then be manually completed (especially for external peripherals) according to the information given in the corresponding software framework article.





The several SRAM banks are accessible via different address ranges in order to benefit from the Cortex-M4 multiple ports.


### 3.2.4 Peripheral assignment

Check boxes illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via STM32CubeMX.

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in STM32MP15 reference manuals



Domain	Peripheral	Runtime allocation		Comment
Instance	Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)	
Core/RAM	MCU SRAM	SRAM1		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM2		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM3		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM4		Assignment (between A7 S and A7 NS / M4) Shareable (between



Domain	Peripheral	Runtime allocation				Comment
						A7 NS and M4)

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

#### Open Portable Trusted Execution Environment

Stable: 31.07.2020 - 14:57 / Revision: 31.07.2020 - 14:56

## Contents

1 Article purpose .....	19
2 Peripheral overview .....	20
2.1 Features .....	20
2.2 Security support .....	20
3 Peripheral usage and associated software .....	21
3.1 Boot time .....	21
3.2 Runtime .....	21
3.2.1 Overview .....	21
3.2.2 Software frameworks .....	21
3.2.3 Peripheral configuration .....	21
3.2.4 Peripheral assignment .....	22



---

## 1 Article purpose

---

The purpose of this article is to

- briefly introduce the MCU RAM memory and its main features
- indicate the level of security supported by this hardware block
- explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
- explain how to configure the MCU RAM memory.



---

## 2 Peripheral overview

---

The **MCU SRAM** internal memory is 384-Kbyte wide and physically near to the Cortex<sup>®</sup>-M4 for optimized performances from this core. It is split into four separate banks:

- MCU SRAM1 (128 Kbytes)
- MCU SRAM2 (128 Kbytes)
- MCU SRAM3 (64 Kbytes)
- MCU SRAM4 (64 Kbytes)

Those banks have individual security control (cf. [security support](#) below) and automatic clock gating (for power management optimization), but they are not supplied when the system goes to Standby low power mode, so their content is lost in that case.

### 2.1 Features

Refer to [STM32MP15 reference manuals](#) for the complete features list, and to the software components, introduced below, to know which features are really implemented.

### 2.2 Security support

Each MCU SRAM1/SRAM2/SRAM3/SRAM4 bank is **secure aware** (under ETZPC control).



## 3 Peripheral usage and associated software

### 3.1 Boot time

The ROM code uses the MCU SRAM1 to store the USB context during a boot on USB for Flash programming (with STM32CubeProgrammer).

Linux remoteproc framework (running on the Cortex<sup>®</sup>-A7) loads the Cortex<sup>®</sup>-M4 firmware code into the MCU SRAM, except the exception table that must be loaded in the RETRAM since the Cortex<sup>®</sup>-M4 is looking for its reset entry point at address 0x00000000. The overall memory mapping is shown in the platform memory mapping section.

### 3.2 Runtime

#### 3.2.1 Overview

Each MCU SRAM bank can be allocated to:

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 secure for using in OP-TEE

or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 non-secure for using in Linux<sup>®</sup> with reserved memory, that is used by the dmaengine (for DMA buffers management) or RPMsg for interprocess communication with the coprocessor

and/or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 for using in STM32Cube

Notice the **and/or** allocation between Cortex<sup>®</sup>-A7 non-secure and Cortex<sup>®</sup>-M4, meaning that it is possible to share banks between those cores, typically to realize inter process communication between RPMsg on Linux side and OpenAMP on STM32Cube side.

The default assignement set in STMicroelectronics distribution is in line with the platform memory mapping, that can be adapted by the platform user.

#### 3.2.2 Software frameworks

Domain	Peripheral	Software frameworks			Comment
Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4  (STM32Cube)			
Core/RAM	MCU SRAM	OP-TEE overview	Linux reserved memory	STM32Cube	

#### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration by itself can be done via the STM32CubeMX tool for all internal peripherals. It can then be manually completed (especially for external peripherals) according to the information given in the corresponding software framework article.



The several SRAM banks are accessible via different address ranges in order to benefit from the Cortex-M4 multiple ports.


### 3.2.4 Peripheral assignment

Check boxes illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via STM32CubeMX.

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in STM32MP15 reference manuals



Domain	Peripheral	Runtime allocation		Comment
Instance	Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)	
Core/RAM	MCU SRAM	SRAM1		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM2		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM3		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM4		Assignment (between A7 S and A7 NS / M4) Shareable (between



Domain	Peripheral	Runtime allocation				Comment
						A7 NS and M4)

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

Open Portable Trusted Execution Environment

Stable: 16.02.2021 - 17:29 / Revision: 16.02.2021 - 17:11

## Contents

1 Article purpose .....	24
2 Peripheral overview .....	25
2.1 Features .....	25
2.2 Security support .....	25
3 Peripheral usage and associated software .....	26
3.1 Boot time .....	26
3.2 Runtime .....	26
3.2.1 Overview .....	26
3.2.2 Software frameworks .....	26
3.2.3 Peripheral configuration .....	26
3.2.4 Peripheral assignment .....	27



---

## 1 Article purpose

---

The purpose of this article is to

- briefly introduce the MCU RAM memory and its main features
- indicate the level of security supported by this hardware block
- explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
- explain how to configure the MCU RAM memory.





---

## 2 Peripheral overview

---

The **MCU SRAM** internal memory is 384-Kbyte wide and physically near to the Cortex<sup>®</sup>-M4 for optimized performances from this core. It is split into four separate banks:

- MCU SRAM1 (128 Kbytes)
- MCU SRAM2 (128 Kbytes)
- MCU SRAM3 (64 Kbytes)
- MCU SRAM4 (64 Kbytes)

Those banks have individual security control (cf. [security support](#) below) and automatic clock gating (for power management optimization), but they are not supplied when the system goes to Standby low power mode, so their content is lost in that case.

### 2.1 Features

Refer to [STM32MP15 reference manuals](#) for the complete features list, and to the software components, introduced below, to know which features are really implemented.

### 2.2 Security support

Each MCU SRAM1/SRAM2/SRAM3/SRAM4 bank is **secure aware** (under ETZPC control).



## 3 Peripheral usage and associated software

### 3.1 Boot time

The ROM code uses the MCU SRAM1 to store the USB context during a boot on USB for Flash programming (with STM32CubeProgrammer).

Linux remoteproc framework (running on the Cortex<sup>®</sup>-A7) loads the Cortex<sup>®</sup>-M4 firmware code into the MCU SRAM, except the exception table that must be loaded in the RETRAM since the Cortex<sup>®</sup>-M4 is looking for its reset entry point at address 0x00000000. The overall memory mapping is shown in the platform memory mapping section.

### 3.2 Runtime

#### 3.2.1 Overview

Each MCU SRAM bank can be allocated to:

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 secure for using in OP-TEE

or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 non-secure for using in Linux<sup>®</sup> with reserved memory, that is used by the dmaengine (for DMA buffers management) or RPMsg for interprocess communication with the coprocessor

and/or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 for using in STM32Cube

Notice the **and/or** allocation between Cortex<sup>®</sup>-A7 non-secure and Cortex<sup>®</sup>-M4, meaning that it is possible to share banks between those cores, typically to realize inter process communication between RPMsg on Linux side and OpenAMP on STM32Cube side.

The default assignement set in STMicroelectronics distribution is in line with the platform memory mapping, that can be adapted by the platform user.

#### 3.2.2 Software frameworks

Domain	Peripheral	Software frameworks			Comment
Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4  (STM32Cube)			
Core/RAM	MCU SRAM	OP-TEE overview	Linux reserved memory	STM32Cube	

#### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration by itself can be done via the STM32CubeMX tool for all internal peripherals. It can then be manually completed (especially for external peripherals) according to the information given in the corresponding software framework article.



The several SRAM banks are accessible via different address ranges in order to benefit from the Cortex-M4 multiple ports.


### 3.2.4 Peripheral assignment

Check boxes illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via STM32CubeMX.

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in STM32MP15 reference manuals



Domain	Peripheral	Runtime allocation		Comment
Instance	Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)	
Core/RAM	MCU SRAM	SRAM1		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM2		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM3		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM4		Assignment (between A7 S and A7 NS / M4) Shareable (between



Domain	Peripheral	Runtime allocation				Comment
						A7 NS and M4)

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

Open Portable Trusted Execution Environment

Stable: 16.02.2021 - 17:39 / Revision: 16.02.2021 - 17:00

## Contents

1 Article purpose .....	29
2 Peripheral overview .....	30
2.1 Features .....	30
2.2 Security support .....	30
3 Peripheral usage and associated software .....	31
3.1 Boot time .....	31
3.2 Runtime .....	31
3.2.1 Overview .....	31
3.2.2 Software frameworks .....	31
3.2.3 Peripheral configuration .....	31
3.2.4 Peripheral assignment .....	32



---

## 1 Article purpose

---

The purpose of this article is to

- briefly introduce the MCU RAM memory and its main features
- indicate the level of security supported by this hardware block
- explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
- explain how to configure the MCU RAM memory.



---

## 2 Peripheral overview

---

The **MCU SRAM** internal memory is 384-Kbyte wide and physically near to the Cortex<sup>®</sup>-M4 for optimized performances from this core. It is split into four separate banks:

- MCU SRAM1 (128 Kbytes)
- MCU SRAM2 (128 Kbytes)
- MCU SRAM3 (64 Kbytes)
- MCU SRAM4 (64 Kbytes)

Those banks have individual security control (cf. [security support](#) below) and automatic clock gating (for power management optimization), but they are not supplied when the system goes to Standby low power mode, so their content is lost in that case.

### 2.1 Features

Refer to [STM32MP15 reference manuals](#) for the complete features list, and to the software components, introduced below, to know which features are really implemented.

### 2.2 Security support

Each MCU SRAM1/SRAM2/SRAM3/SRAM4 bank is **secure aware** (under ETZPC control).



## 3 Peripheral usage and associated software

### 3.1 Boot time

The ROM code uses the MCU SRAM1 to store the USB context during a boot on USB for Flash programming (with STM32CubeProgrammer).

Linux remoteproc framework (running on the Cortex<sup>®</sup>-A7) loads the Cortex<sup>®</sup>-M4 firmware code into the MCU SRAM, except the exception table that must be loaded in the RETRAM since the Cortex<sup>®</sup>-M4 is looking for its reset entry point at address 0x00000000. The overall memory mapping is shown in the platform memory mapping section.

### 3.2 Runtime

#### 3.2.1 Overview

Each MCU SRAM bank can be allocated to:

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 secure for using in OP-TEE

or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 non-secure for using in Linux<sup>®</sup> with reserved memory, that is used by the dmaengine (for DMA buffers management) or RPMsg for interprocess communication with the coprocessor

and/or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 for using in STM32Cube

Notice the **and/or** allocation between Cortex<sup>®</sup>-A7 non-secure and Cortex<sup>®</sup>-M4, meaning that it is possible to share banks between those cores, typically to realize inter process communication between RPMsg on Linux side and OpenAMP on STM32Cube side.

The default assignement set in STMicroelectronics distribution is in line with the platform memory mapping, that can be adapted by the platform user.

#### 3.2.2 Software frameworks

Domain	Peripheral	Software frameworks			Comment
Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4  (STM32Cube)			
Core/RAM	MCU SRAM	OP-TEE overview	Linux reserved memory	STM32Cube	

#### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration by itself can be done via the STM32CubeMX tool for all internal peripherals. It can then be manually completed (especially for external peripherals) according to the information given in the corresponding software framework article.



The several SRAM banks are accessible via different address ranges in order to benefit from the Cortex-M4 multiple ports.


### 3.2.4 Peripheral assignment

Check boxes illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via STM32CubeMX.

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in STM32MP15 reference manuals



Domain	Peripheral	Runtime allocation		Comment
Instance	Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)	
Core/RAM	MCU SRAM	SRAM1		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM2		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM3		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM4		Assignment (between A7 S and A7 NS / M4) Shareable (between





Domain	Peripheral	Runtime allocation				Comment
						A7 NS and M4)

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

Open Portable Trusted Execution Environment

Stable: 07.12.2020 - 10:37 / Revision: 07.12.2020 - 10:35

## Contents

1 Article purpose .....	34
2 Peripheral overview .....	35
2.1 Features .....	35
2.2 Security support .....	35
3 Peripheral usage and associated software .....	36
3.1 Boot time .....	36
3.2 Runtime .....	36
3.2.1 Overview .....	36
3.2.2 Software frameworks .....	36
3.2.3 Peripheral configuration .....	36
3.2.4 Peripheral assignment .....	37



---

## 1 Article purpose

---

The purpose of this article is to

- briefly introduce the MCU RAM memory and its main features
- indicate the level of security supported by this hardware block
- explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
- explain how to configure the MCU RAM memory.



---

## 2 Peripheral overview

---

The **MCU SRAM** internal memory is 384-Kbyte wide and physically near to the Cortex<sup>®</sup>-M4 for optimized performances from this core. It is split into four separate banks:

- MCU SRAM1 (128 Kbytes)
- MCU SRAM2 (128 Kbytes)
- MCU SRAM3 (64 Kbytes)
- MCU SRAM4 (64 Kbytes)

Those banks have individual security control (cf. [security support](#) below) and automatic clock gating (for power management optimization), but they are not supplied when the system goes to Standby low power mode, so their content is lost in that case.

### 2.1 Features

Refer to [STM32MP15 reference manuals](#) for the complete features list, and to the software components, introduced below, to know which features are really implemented.

### 2.2 Security support

Each MCU SRAM1/SRAM2/SRAM3/SRAM4 bank is **secure aware** (under ETZPC control).



## 3 Peripheral usage and associated software

### 3.1 Boot time

The ROM code uses the MCU SRAM1 to store the USB context during a boot on USB for Flash programming (with STM32CubeProgrammer).

Linux remoteproc framework (running on the Cortex<sup>®</sup>-A7) loads the Cortex<sup>®</sup>-M4 firmware code into the MCU SRAM, except the exception table that must be loaded in the RETRAM since the Cortex<sup>®</sup>-M4 is looking for its reset entry point at address 0x00000000. The overall memory mapping is shown in the platform memory mapping section.

### 3.2 Runtime

#### 3.2.1 Overview

Each MCU SRAM bank can be allocated to:

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 secure for using in OP-TEE

or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 non-secure for using in Linux<sup>®</sup> with reserved memory, that is used by the dmaengine (for DMA buffers management) or RPMsg for interprocess communication with the coprocessor

and/or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 for using in STM32Cube

Notice the **and/or** allocation between Cortex<sup>®</sup>-A7 non-secure and Cortex<sup>®</sup>-M4, meaning that it is possible to share banks between those cores, typically to realize inter process communication between RPMsg on Linux side and OpenAMP on STM32Cube side.

The default assignement set in STMicroelectronics distribution is in line with the platform memory mapping, that can be adapted by the platform user.

#### 3.2.2 Software frameworks

Domain	Peripheral	Software frameworks			Comment
Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4  (STM32Cube)			
Core/RAM	MCU SRAM	OP-TEE overview	Linux reserved memory	STM32Cube	

#### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration by itself can be done via the STM32CubeMX tool for all internal peripherals. It can then be manually completed (especially for external peripherals) according to the information given in the corresponding software framework article.



The several SRAM banks are accessible via different address ranges in order to benefit from the Cortex-M4 multiple ports.


### 3.2.4 Peripheral assignment

Check boxes illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via STM32CubeMX.

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in STM32MP15 reference manuals



Domain	Peripheral	Runtime allocation		Comment
Instance	Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)	
Core/RAM	MCU SRAM	SRAM1		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM2		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM3		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM4		Assignment (between A7 S and A7 NS / M4) Shareable (between



Domain	Peripheral	Runtime allocation				Comment
						A7 NS and M4)

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

#### Open Portable Trusted Execution Environment

Stable: 04.02.2020 - 15:59 / Revision: 04.02.2020 - 15:48

A quality version of this page, accepted on 4 February 2020, was based off this revision.

## Contents

1 Article purpose .....	39
2 Peripheral overview .....	40
2.1 Features .....	40
2.2 Security support .....	40
3 Peripheral usage and associated software .....	41
3.1 Boot time .....	41
3.2 Runtime .....	41
3.2.1 Overview .....	41
3.2.2 Software frameworks .....	41
3.2.3 Peripheral configuration .....	41
3.2.4 Peripheral assignment .....	42



---

## 1 Article purpose

---

The purpose of this article is to

- briefly introduce the MCU RAM memory and its main features
- indicate the level of security supported by this hardware block
- explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
- explain how to configure the MCU RAM memory.



---

## 2 Peripheral overview

---

The **MCU SRAM** internal memory is 384-Kbyte wide and physically near to the Cortex<sup>®</sup>-M4 for optimized performances from this core. It is split into four separate banks:

- MCU SRAM1 (128 Kbytes)
- MCU SRAM2 (128 Kbytes)
- MCU SRAM3 (64 Kbytes)
- MCU SRAM4 (64 Kbytes)

Those banks have individual security control (cf. [security support](#) below) and automatic clock gating (for power management optimization), but they are not supplied when the system goes to Standby low power mode, so their content is lost in that case.

### 2.1 Features

Refer to [STM32MP15 reference manuals](#) for the complete features list, and to the software components, introduced below, to know which features are really implemented.

### 2.2 Security support

Each MCU SRAM1/SRAM2/SRAM3/SRAM4 bank is **secure aware** (under ETZPC control).





## 3 Peripheral usage and associated software

### 3.1 Boot time

The ROM code uses the MCU SRAM1 to store the USB context during a boot on USB for Flash programming (with STM32CubeProgrammer).

Linux remoteproc framework (running on the Cortex<sup>®</sup>-A7) loads the Cortex<sup>®</sup>-M4 firmware code into the MCU SRAM, except the exception table that must be loaded in the RETRAM since the Cortex<sup>®</sup>-M4 is looking for its reset entry point at address 0x00000000. The overall memory mapping is shown in the platform memory mapping section.

### 3.2 Runtime

#### 3.2.1 Overview

Each MCU SRAM bank can be allocated to:

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 secure for using in OP-TEE

or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 non-secure for using in Linux<sup>®</sup> with reserved memory, that is used by the dmaengine (for DMA buffers management) or RPMsg for interprocess communication with the coprocessor

and/or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 for using in STM32Cube

Notice the **and/or** allocation between Cortex<sup>®</sup>-A7 non-secure and Cortex<sup>®</sup>-M4, meaning that it is possible to share banks between those cores, typically to realize inter process communication between RPMsg on Linux side and OpenAMP on STM32Cube side.

The default assignement set in STMicroelectronics distribution is in line with the platform memory mapping, that can be adapted by the platform user.

#### 3.2.2 Software frameworks

Domain	Peripheral	Software frameworks			Comment
Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4  (STM32Cube)			
Core/RAM	MCU SRAM	OP-TEE overview	Linux reserved memory	STM32Cube	

#### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration by itself can be done via the STM32CubeMX tool for all internal peripherals. It can then be manually completed (especially for external peripherals) according to the information given in the corresponding software framework article.



The several SRAM banks are accessible via different address ranges in order to benefit from the Cortex-M4 multiple ports.


### 3.2.4 Peripheral assignment

Check boxes illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via STM32CubeMX.

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in STM32MP15 reference manuals



Domain	Peripheral	Runtime allocation		Comment
Instance	Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)	
Core/RAM	MCU SRAM	SRAM1		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM2		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM3		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM4		Assignment (between A7 S and A7 NS / M4) Shareable (between



Domain	Peripheral	Runtime allocation				Comment
						A7 NS and M4)

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

#### Open Portable Trusted Execution Environment

Stable: 13.05.2020 - 08:56 / Revision: 13.05.2020 - 08:54

## Contents

1 Article purpose .....	44
2 Peripheral overview .....	45
2.1 Features .....	45
2.2 Security support .....	45
3 Peripheral usage and associated software .....	46
3.1 Boot time .....	46
3.2 Runtime .....	46
3.2.1 Overview .....	46
3.2.2 Software frameworks .....	46
3.2.3 Peripheral configuration .....	46
3.2.4 Peripheral assignment .....	47



---

## 1 Article purpose

---

The purpose of this article is to

- briefly introduce the MCU RAM memory and its main features
- indicate the level of security supported by this hardware block
- explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
- explain how to configure the MCU RAM memory.



---

## 2 Peripheral overview

---

The **MCU SRAM** internal memory is 384-Kbyte wide and physically near to the Cortex<sup>®</sup>-M4 for optimized performances from this core. It is split into four separate banks:

- MCU SRAM1 (128 Kbytes)
- MCU SRAM2 (128 Kbytes)
- MCU SRAM3 (64 Kbytes)
- MCU SRAM4 (64 Kbytes)

Those banks have individual security control (cf. [security support](#) below) and automatic clock gating (for power management optimization), but they are not supplied when the system goes to Standby low power mode, so their content is lost in that case.

### 2.1 Features

Refer to [STM32MP15 reference manuals](#) for the complete features list, and to the software components, introduced below, to know which features are really implemented.

### 2.2 Security support

Each MCU SRAM1/SRAM2/SRAM3/SRAM4 bank is **secure aware** (under ETZPC control).



## 3 Peripheral usage and associated software

### 3.1 Boot time

The ROM code uses the MCU SRAM1 to store the USB context during a boot on USB for Flash programming (with STM32CubeProgrammer).

Linux remoteproc framework (running on the Cortex<sup>®</sup>-A7) loads the Cortex<sup>®</sup>-M4 firmware code into the MCU SRAM, except the exception table that must be loaded in the RETRAM since the Cortex<sup>®</sup>-M4 is looking for its reset entry point at address 0x00000000. The overall memory mapping is shown in the platform memory mapping section.

### 3.2 Runtime

#### 3.2.1 Overview

Each MCU SRAM bank can be allocated to:

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 secure for using in OP-TEE

or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 non-secure for using in Linux<sup>®</sup> with reserved memory, that is used by the dmaengine (for DMA buffers management) or RPMsg for interprocess communication with the coprocessor

and/or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 for using in STM32Cube

Notice the **and/or** allocation between Cortex<sup>®</sup>-A7 non-secure and Cortex<sup>®</sup>-M4, meaning that it is possible to share banks between those cores, typically to realize inter process communication between RPMsg on Linux side and OpenAMP on STM32Cube side.

The default assignement set in STMicroelectronics distribution is in line with the platform memory mapping, that can be adapted by the platform user.

#### 3.2.2 Software frameworks

Domain	Peripheral	Software frameworks			Comment
Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4  (STM32Cube)			
Core/RAM	MCU SRAM	OP-TEE overview	Linux reserved memory	STM32Cube	

#### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration by itself can be done via the STM32CubeMX tool for all internal peripherals. It can then be manually completed (especially for external peripherals) according to the information given in the corresponding software framework article.



The several SRAM banks are accessible via different address ranges in order to benefit from the Cortex-M4 multiple ports.


### 3.2.4 Peripheral assignment

Check boxes illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via STM32CubeMX.

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in STM32MP15 reference manuals



Domain	Peripheral	Runtime allocation		Comment
Instance	Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)	
Core/RAM	MCU SRAM	SRAM1		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM2		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM3		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM4		Assignment (between A7 S and A7 NS / M4) Shareable (between



Domain	Peripheral	Runtime allocation				Comment
						A7 NS and M4)

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

#### Open Portable Trusted Execution Environment

Stable: 04.02.2020 - 15:59 / Revision: 04.02.2020 - 15:50

## Contents

1 Article purpose .....	49
2 Peripheral overview .....	50
2.1 Features .....	50
2.2 Security support .....	50
3 Peripheral usage and associated software .....	51
3.1 Boot time .....	51
3.2 Runtime .....	51
3.2.1 Overview .....	51
3.2.2 Software frameworks .....	51
3.2.3 Peripheral configuration .....	51
3.2.4 Peripheral assignment .....	52





---

## 1 Article purpose

---

The purpose of this article is to

- briefly introduce the MCU RAM memory and its main features
- indicate the level of security supported by this hardware block
- explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
- explain how to configure the MCU RAM memory.



---

## 2 Peripheral overview

---

The **MCU SRAM** internal memory is 384-Kbyte wide and physically near to the Cortex<sup>®</sup>-M4 for optimized performances from this core. It is split into four separate banks:

- MCU SRAM1 (128 Kbytes)
- MCU SRAM2 (128 Kbytes)
- MCU SRAM3 (64 Kbytes)
- MCU SRAM4 (64 Kbytes)

Those banks have individual security control (cf. [security support](#) below) and automatic clock gating (for power management optimization), but they are not supplied when the system goes to Standby low power mode, so their content is lost in that case.

### 2.1 Features

Refer to [STM32MP15 reference manuals](#) for the complete features list, and to the software components, introduced below, to know which features are really implemented.

### 2.2 Security support

Each MCU SRAM1/SRAM2/SRAM3/SRAM4 bank is **secure aware** (under ETZPC control).



## 3 Peripheral usage and associated software

### 3.1 Boot time

The ROM code uses the MCU SRAM1 to store the USB context during a boot on USB for Flash programming (with STM32CubeProgrammer).

Linux remoteproc framework (running on the Cortex<sup>®</sup>-A7) loads the Cortex<sup>®</sup>-M4 firmware code into the MCU SRAM, except the exception table that must be loaded in the RETRAM since the Cortex<sup>®</sup>-M4 is looking for its reset entry point at address 0x00000000. The overall memory mapping is shown in the platform memory mapping section.

### 3.2 Runtime

#### 3.2.1 Overview

Each MCU SRAM bank can be allocated to:

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 secure for using in OP-TEE

or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 non-secure for using in Linux<sup>®</sup> with reserved memory, that is used by the dmaengine (for DMA buffers management) or RPMsg for interprocess communication with the coprocessor

and/or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 for using in STM32Cube

Notice the **and/or** allocation between Cortex<sup>®</sup>-A7 non-secure and Cortex<sup>®</sup>-M4, meaning that it is possible to share banks between those cores, typically to realize inter process communication between RPMsg on Linux side and OpenAMP on STM32Cube side.

The default assignement set in STMicroelectronics distribution is in line with the platform memory mapping, that can be adapted by the platform user.

#### 3.2.2 Software frameworks

Domain	Peripheral	Software frameworks			Comment
Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4  (STM32Cube)			
Core/RAM	MCU SRAM	OP-TEE overview	Linux reserved memory	STM32Cube	

#### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration by itself can be done via the STM32CubeMX tool for all internal peripherals. It can then be manually completed (especially for external peripherals) according to the information given in the corresponding software framework article.



The several SRAM banks are accessible via different address ranges in order to benefit from the Cortex-M4 multiple ports.


### 3.2.4 Peripheral assignment

Check boxes illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via STM32CubeMX.

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in STM32MP15 reference manuals



Domain	Peripheral	Runtime allocation		Comment
Instance	Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)	
Core/RAM	MCU SRAM	SRAM1		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM2		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM3		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM4		Assignment (between A7 S and A7 NS / M4) Shareable (between



Domain	Peripheral	Runtime allocation				Comment
						A7 NS and M4)

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

#### Open Portable Trusted Execution Environment

Stable: 11.01.2021 - 17:25 / Revision: 11.01.2021 - 17:23

## Contents

1 Article purpose .....	54
2 Peripheral overview .....	55
2.1 Features .....	55
2.2 Security support .....	55
3 Peripheral usage and associated software .....	56
3.1 Boot time .....	56
3.2 Runtime .....	56
3.2.1 Overview .....	56
3.2.2 Software frameworks .....	56
3.2.3 Peripheral configuration .....	56
3.2.4 Peripheral assignment .....	57



---

## 1 Article purpose

---

The purpose of this article is to

- briefly introduce the MCU RAM memory and its main features
- indicate the level of security supported by this hardware block
- explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
- explain how to configure the MCU RAM memory.



---

## 2 Peripheral overview

---

The **MCU SRAM** internal memory is 384-Kbyte wide and physically near to the Cortex<sup>®</sup>-M4 for optimized performances from this core. It is split into four separate banks:

- MCU SRAM1 (128 Kbytes)
- MCU SRAM2 (128 Kbytes)
- MCU SRAM3 (64 Kbytes)
- MCU SRAM4 (64 Kbytes)

Those banks have individual security control (cf. [security support](#) below) and automatic clock gating (for power management optimization), but they are not supplied when the system goes to Standby low power mode, so their content is lost in that case.

### 2.1 Features

Refer to [STM32MP15 reference manuals](#) for the complete features list, and to the software components, introduced below, to know which features are really implemented.

### 2.2 Security support

Each MCU SRAM1/SRAM2/SRAM3/SRAM4 bank is **secure aware** (under ETZPC control).



## 3 Peripheral usage and associated software

### 3.1 Boot time

The ROM code uses the MCU SRAM1 to store the USB context during a boot on USB for Flash programming (with STM32CubeProgrammer).

Linux remoteproc framework (running on the Cortex<sup>®</sup>-A7) loads the Cortex<sup>®</sup>-M4 firmware code into the MCU SRAM, except the exception table that must be loaded in the RETRAM since the Cortex<sup>®</sup>-M4 is looking for its reset entry point at address 0x00000000. The overall memory mapping is shown in the platform memory mapping section.

### 3.2 Runtime

#### 3.2.1 Overview

Each MCU SRAM bank can be allocated to:

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 secure for using in OP-TEE

or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 non-secure for using in Linux<sup>®</sup> with reserved memory, that is used by the dmaengine (for DMA buffers management) or RPMsg for interprocess communication with the coprocessor

and/or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 for using in STM32Cube

Notice the **and/or** allocation between Cortex<sup>®</sup>-A7 non-secure and Cortex<sup>®</sup>-M4, meaning that it is possible to share banks between those cores, typically to realize inter process communication between RPMsg on Linux side and OpenAMP on STM32Cube side.

The default assignement set in STMicroelectronics distribution is in line with the platform memory mapping, that can be adapted by the platform user.

#### 3.2.2 Software frameworks

Domain	Peripheral	Software frameworks			Comment
Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4  (STM32Cube)			
Core/RAM	MCU SRAM	OP-TEE overview	Linux reserved memory	STM32Cube	

#### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration by itself can be done via the STM32CubeMX tool for all internal peripherals. It can then be manually completed (especially for external peripherals) according to the information given in the corresponding software framework article.





The several SRAM banks are accessible via different address ranges in order to benefit from the Cortex-M4 multiple ports.


### 3.2.4 Peripheral assignment

Check boxes illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via STM32CubeMX.

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in STM32MP15 reference manuals



Domain	Peripheral	Runtime allocation		Comment
Instance	Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)	
Core/RAM	MCU SRAM	SRAM1		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM2		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM3		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM4		Assignment (between A7 S and A7 NS / M4) Shareable (between



Domain	Peripheral	Runtime allocation				Comment
						A7 NS and M4)

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

#### Open Portable Trusted Execution Environment

Stable: 17.11.2020 - 15:37 / Revision: 03.11.2020 - 13:18

## Contents

1 Article purpose .....	59
2 Peripheral overview .....	60
2.1 Features .....	60
2.2 Security support .....	60
3 Peripheral usage and associated software .....	61
3.1 Boot time .....	61
3.2 Runtime .....	61
3.2.1 Overview .....	61
3.2.2 Software frameworks .....	61
3.2.3 Peripheral configuration .....	61
3.2.4 Peripheral assignment .....	62



---

## 1 Article purpose

---

The purpose of this article is to

- briefly introduce the MCU RAM memory and its main features
- indicate the level of security supported by this hardware block
- explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
- explain how to configure the MCU RAM memory.



---

## 2 Peripheral overview

---

The **MCU SRAM** internal memory is 384-Kbyte wide and physically near to the Cortex<sup>®</sup>-M4 for optimized performances from this core. It is split into four separate banks:

- MCU SRAM1 (128 Kbytes)
- MCU SRAM2 (128 Kbytes)
- MCU SRAM3 (64 Kbytes)
- MCU SRAM4 (64 Kbytes)

Those banks have individual security control (cf. [security support](#) below) and automatic clock gating (for power management optimization), but they are not supplied when the system goes to Standby low power mode, so their content is lost in that case.

### 2.1 Features

Refer to [STM32MP15 reference manuals](#) for the complete features list, and to the software components, introduced below, to know which features are really implemented.

### 2.2 Security support

Each MCU SRAM1/SRAM2/SRAM3/SRAM4 bank is **secure aware** (under ETZPC control).



## 3 Peripheral usage and associated software

### 3.1 Boot time

The ROM code uses the MCU SRAM1 to store the USB context during a boot on USB for Flash programming (with STM32CubeProgrammer).

Linux remoteproc framework (running on the Cortex<sup>®</sup>-A7) loads the Cortex<sup>®</sup>-M4 firmware code into the MCU SRAM, except the exception table that must be loaded in the RETRAM since the Cortex<sup>®</sup>-M4 is looking for its reset entry point at address 0x00000000. The overall memory mapping is shown in the platform memory mapping section.

### 3.2 Runtime

#### 3.2.1 Overview

Each MCU SRAM bank can be allocated to:

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 secure for using in OP-TEE

or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 non-secure for using in Linux<sup>®</sup> with reserved memory, that is used by the dmaengine (for DMA buffers management) or RPMsg for interprocess communication with the coprocessor

and/or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 for using in STM32Cube

Notice the **and/or** allocation between Cortex<sup>®</sup>-A7 non-secure and Cortex<sup>®</sup>-M4, meaning that it is possible to share banks between those cores, typically to realize inter process communication between RPMsg on Linux side and OpenAMP on STM32Cube side.

The default assignement set in STMicroelectronics distribution is in line with the platform memory mapping, that can be adapted by the platform user.

#### 3.2.2 Software frameworks

Domain	Peripheral	Software frameworks			Comment
Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4  (STM32Cube)			
Core/RAM	MCU SRAM	OP-TEE overview	Linux reserved memory	STM32Cube	

#### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration by itself can be done via the STM32CubeMX tool for all internal peripherals. It can then be manually completed (especially for external peripherals) according to the information given in the corresponding software framework article.



The several SRAM banks are accessible via different address ranges in order to benefit from the Cortex-M4 multiple ports.


### 3.2.4 Peripheral assignment

Check boxes illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via STM32CubeMX.

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in STM32MP15 reference manuals



Domain	Peripheral	Runtime allocation		Comment
Instance	Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)	
Core/RAM	MCU SRAM	SRAM1		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM2		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM3		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM4		Assignment (between A7 S and A7 NS / M4) Shareable (between



Domain	Peripheral	Runtime allocation				Comment
						A7 NS and M4)

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

#### Open Portable Trusted Execution Environment

Stable: 23.09.2020 - 13:22 / Revision: 12.06.2020 - 13:25

## Contents

1 Article purpose .....	64
2 Peripheral overview .....	65
2.1 Features .....	65
2.2 Security support .....	65
3 Peripheral usage and associated software .....	66
3.1 Boot time .....	66
3.2 Runtime .....	66
3.2.1 Overview .....	66
3.2.2 Software frameworks .....	66
3.2.3 Peripheral configuration .....	66
3.2.4 Peripheral assignment .....	67



---

## 1 Article purpose

---

The purpose of this article is to

- briefly introduce the MCU RAM memory and its main features
- indicate the level of security supported by this hardware block
- explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
- explain how to configure the MCU RAM memory.





---

## 2 Peripheral overview

---

The **MCU SRAM** internal memory is 384-Kbyte wide and physically near to the Cortex<sup>®</sup>-M4 for optimized performances from this core. It is split into four separate banks:

- MCU SRAM1 (128 Kbytes)
- MCU SRAM2 (128 Kbytes)
- MCU SRAM3 (64 Kbytes)
- MCU SRAM4 (64 Kbytes)

Those banks have individual security control (cf. [security support](#) below) and automatic clock gating (for power management optimization), but they are not supplied when the system goes to Standby low power mode, so their content is lost in that case.

### 2.1 Features

Refer to [STM32MP15 reference manuals](#) for the complete features list, and to the software components, introduced below, to know which features are really implemented.

### 2.2 Security support

Each MCU SRAM1/SRAM2/SRAM3/SRAM4 bank is **secure aware** (under ETZPC control).



## 3 Peripheral usage and associated software

### 3.1 Boot time

The ROM code uses the MCU SRAM1 to store the USB context during a boot on USB for Flash programming (with STM32CubeProgrammer).

Linux remoteproc framework (running on the Cortex<sup>®</sup>-A7) loads the Cortex<sup>®</sup>-M4 firmware code into the MCU SRAM, except the exception table that must be loaded in the RETRAM since the Cortex<sup>®</sup>-M4 is looking for its reset entry point at address 0x00000000. The overall memory mapping is shown in the platform memory mapping section.

### 3.2 Runtime

#### 3.2.1 Overview

Each MCU SRAM bank can be allocated to:

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 secure for using in OP-TEE

or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 non-secure for using in Linux<sup>®</sup> with reserved memory, that is used by the dmaengine (for DMA buffers management) or RPMsg for interprocess communication with the coprocessor

and/or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 for using in STM32Cube

Notice the **and/or** allocation between Cortex<sup>®</sup>-A7 non-secure and Cortex<sup>®</sup>-M4, meaning that it is possible to share banks between those cores, typically to realize inter process communication between RPMsg on Linux side and OpenAMP on STM32Cube side.

The default assignement set in STMicroelectronics distribution is in line with the platform memory mapping, that can be adapted by the platform user.

#### 3.2.2 Software frameworks

Domain	Peripheral	Software frameworks			Comment
Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4  (STM32Cube)			
Core/RAM	MCU SRAM	OP-TEE overview	Linux reserved memory	STM32Cube	

#### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration by itself can be done via the STM32CubeMX tool for all internal peripherals. It can then be manually completed (especially for external peripherals) according to the information given in the corresponding software framework article.



The several SRAM banks are accessible via different address ranges in order to benefit from the Cortex-M4 multiple ports.


### 3.2.4 Peripheral assignment

Check boxes illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via STM32CubeMX.

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in STM32MP15 reference manuals



Domain	Peripheral	Runtime allocation		Comment
Instance	Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)	
Core/RAM	MCU SRAM	SRAM1		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM2		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM3		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM4		Assignment (between A7 S and A7 NS / M4) Shareable (between



Domain	Peripheral	Runtime allocation				Comment
						A7 NS and M4)

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

#### Open Portable Trusted Execution Environment

Stable: 20.11.2020 - 09:52 / Revision: 22.10.2020 - 12:46

## Contents

1 Article purpose .....	69
2 Peripheral overview .....	70
2.1 Features .....	70
2.2 Security support .....	70
3 Peripheral usage and associated software .....	71
3.1 Boot time .....	71
3.2 Runtime .....	71
3.2.1 Overview .....	71
3.2.2 Software frameworks .....	71
3.2.3 Peripheral configuration .....	71
3.2.4 Peripheral assignment .....	72



---

## 1 Article purpose

---

The purpose of this article is to

- briefly introduce the MCU RAM memory and its main features
- indicate the level of security supported by this hardware block
- explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
- explain how to configure the MCU RAM memory.



---

## 2 Peripheral overview

---

The **MCU SRAM** internal memory is 384-Kbyte wide and physically near to the Cortex<sup>®</sup>-M4 for optimized performances from this core. It is split into four separate banks:

- MCU SRAM1 (128 Kbytes)
- MCU SRAM2 (128 Kbytes)
- MCU SRAM3 (64 Kbytes)
- MCU SRAM4 (64 Kbytes)

Those banks have individual security control (cf. [security support](#) below) and automatic clock gating (for power management optimization), but they are not supplied when the system goes to Standby low power mode, so their content is lost in that case.

### 2.1 Features

Refer to [STM32MP15 reference manuals](#) for the complete features list, and to the software components, introduced below, to know which features are really implemented.

### 2.2 Security support

Each MCU SRAM1/SRAM2/SRAM3/SRAM4 bank is **secure aware** (under ETZPC control).



## 3 Peripheral usage and associated software

### 3.1 Boot time

The ROM code uses the MCU SRAM1 to store the USB context during a boot on USB for Flash programming (with STM32CubeProgrammer).

Linux remoteproc framework (running on the Cortex<sup>®</sup>-A7) loads the Cortex<sup>®</sup>-M4 firmware code into the MCU SRAM, except the exception table that must be loaded in the RETRAM since the Cortex<sup>®</sup>-M4 is looking for its reset entry point at address 0x00000000. The overall memory mapping is shown in the platform memory mapping section.

### 3.2 Runtime

#### 3.2.1 Overview

Each MCU SRAM bank can be allocated to:

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 secure for using in OP-TEE

or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 non-secure for using in Linux<sup>®</sup> with reserved memory, that is used by the dmaengine (for DMA buffers management) or RPMsg for interprocess communication with the coprocessor

and/or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 for using in STM32Cube

Notice the **and/or** allocation between Cortex<sup>®</sup>-A7 non-secure and Cortex<sup>®</sup>-M4, meaning that it is possible to share banks between those cores, typically to realize inter process communication between RPMsg on Linux side and OpenAMP on STM32Cube side.

The default assignment set in STMicroelectronics distribution is in line with the platform memory mapping, that can be adapted by the platform user.

#### 3.2.2 Software frameworks

Domain	Peripheral	Software frameworks			Comment
Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4  (STM32Cube)			
Core/RAM	MCU SRAM	OP-TEE overview	Linux reserved memory	STM32Cube	

#### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration by itself can be done via the STM32CubeMX tool for all internal peripherals. It can then be manually completed (especially for external peripherals) according to the information given in the corresponding software framework article.



The several SRAM banks are accessible via different address ranges in order to benefit from the Cortex-M4 multiple ports.


### 3.2.4 Peripheral assignment

Check boxes illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via STM32CubeMX.

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in STM32MP15 reference manuals



Domain	Peripheral	Runtime allocation		Comment
Instance	Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)	
Core/RAM	MCU SRAM	SRAM1		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM2		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM3		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM4		Assignment (between A7 S and A7 NS / M4) Shareable (between





Domain	Peripheral	Runtime allocation				Comment
						A7 NS and M4)

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

#### Open Portable Trusted Execution Environment

Stable: 05.01.2021 - 17:13 / Revision: 05.01.2021 - 17:08

## Contents

1 Article purpose .....	74
2 Peripheral overview .....	75
2.1 Features .....	75
2.2 Security support .....	75
3 Peripheral usage and associated software .....	76
3.1 Boot time .....	76
3.2 Runtime .....	76
3.2.1 Overview .....	76
3.2.2 Software frameworks .....	76
3.2.3 Peripheral configuration .....	76
3.2.4 Peripheral assignment .....	77



---

## 1 Article purpose

---

The purpose of this article is to

- briefly introduce the MCU RAM memory and its main features
- indicate the level of security supported by this hardware block
- explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
- explain how to configure the MCU RAM memory.



---

## 2 Peripheral overview

---

The **MCU SRAM** internal memory is 384-Kbyte wide and physically near to the Cortex<sup>®</sup>-M4 for optimized performances from this core. It is split into four separate banks:

- MCU SRAM1 (128 Kbytes)
- MCU SRAM2 (128 Kbytes)
- MCU SRAM3 (64 Kbytes)
- MCU SRAM4 (64 Kbytes)

Those banks have individual security control (cf. [security support](#) below) and automatic clock gating (for power management optimization), but they are not supplied when the system goes to Standby low power mode, so their content is lost in that case.

### 2.1 Features

Refer to [STM32MP15 reference manuals](#) for the complete features list, and to the software components, introduced below, to know which features are really implemented.

### 2.2 Security support

Each MCU SRAM1/SRAM2/SRAM3/SRAM4 bank is **secure aware** (under ETZPC control).



## 3 Peripheral usage and associated software

### 3.1 Boot time

The ROM code uses the MCU SRAM1 to store the USB context during a boot on USB for Flash programming (with STM32CubeProgrammer).

Linux remoteproc framework (running on the Cortex<sup>®</sup>-A7) loads the Cortex<sup>®</sup>-M4 firmware code into the MCU SRAM, except the exception table that must be loaded in the RETRAM since the Cortex<sup>®</sup>-M4 is looking for its reset entry point at address 0x00000000. The overall memory mapping is shown in the platform memory mapping section.

### 3.2 Runtime

#### 3.2.1 Overview

Each MCU SRAM bank can be allocated to:

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 secure for using in OP-TEE

or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 non-secure for using in Linux<sup>®</sup> with reserved memory, that is used by the dmaengine (for DMA buffers management) or RPMsg for interprocess communication with the coprocessor

and/or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 for using in STM32Cube

Notice the **and/or** allocation between Cortex<sup>®</sup>-A7 non-secure and Cortex<sup>®</sup>-M4, meaning that it is possible to share banks between those cores, typically to realize inter process communication between RPMsg on Linux side and OpenAMP on STM32Cube side.

The default assignement set in STMicroelectronics distribution is in line with the platform memory mapping, that can be adapted by the platform user.

#### 3.2.2 Software frameworks

Domain	Peripheral	Software frameworks			Comment
Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4  (STM32Cube)			
Core/RAM	MCU SRAM	OP-TEE overview	Linux reserved memory	STM32Cube	

#### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration by itself can be done via the STM32CubeMX tool for all internal peripherals. It can then be manually completed (especially for external peripherals) according to the information given in the corresponding software framework article.



The several SRAM banks are accessible via different address ranges in order to benefit from the Cortex-M4 multiple ports.


### 3.2.4 Peripheral assignment

Check boxes illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via STM32CubeMX.

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in STM32MP15 reference manuals



Domain	Peripheral	Runtime allocation		Comment
Instance	Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)	
Core/RAM	MCU SRAM	SRAM1		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM2		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM3		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM4		Assignment (between A7 S and A7 NS / M4) Shareable (between



Domain	Peripheral	Runtime allocation				Comment
						A7 NS and M4)

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

Open Portable Trusted Execution Environment

Stable: **Not stable** / Revision: 23.02.2021 - 14:19

## Contents

1 Article purpose .....	79
2 Peripheral overview .....	80
2.1 Features .....	80
2.2 Security support .....	80
3 Peripheral usage and associated software .....	81
3.1 Boot time .....	81
3.2 Runtime .....	81
3.2.1 Overview .....	81
3.2.2 Software frameworks .....	81
3.2.3 Peripheral configuration .....	81
3.2.4 Peripheral assignment .....	82



---

## 1 Article purpose

---

The purpose of this article is to

- briefly introduce the MCU RAM memory and its main features
- indicate the level of security supported by this hardware block
- explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
- explain how to configure the MCU RAM memory.



---

## 2 Peripheral overview

---

The **MCU SRAM** internal memory is 384-Kbyte wide and physically near to the Cortex<sup>®</sup>-M4 for optimized performances from this core. It is split into four separate banks:

- MCU SRAM1 (128 Kbytes)
- MCU SRAM2 (128 Kbytes)
- MCU SRAM3 (64 Kbytes)
- MCU SRAM4 (64 Kbytes)

Those banks have individual security control (cf. [security support](#) below) and automatic clock gating (for power management optimization), but they are not supplied when the system goes to Standby low power mode, so their content is lost in that case.

### 2.1 Features

Refer to [STM32MP15 reference manuals](#) for the complete features list, and to the software components, introduced below, to know which features are really implemented.

### 2.2 Security support

Each MCU SRAM1/SRAM2/SRAM3/SRAM4 bank is **secure aware** (under ETZPC control).





## 3 Peripheral usage and associated software

### 3.1 Boot time

The ROM code uses the MCU SRAM1 to store the USB context during a boot on USB for Flash programming (with STM32CubeProgrammer).

Linux remoteproc framework (running on the Cortex<sup>®</sup>-A7) loads the Cortex<sup>®</sup>-M4 firmware code into the MCU SRAM, except the exception table that must be loaded in the RETRAM since the Cortex<sup>®</sup>-M4 is looking for its reset entry point at address 0x00000000. The overall memory mapping is shown in the platform memory mapping section.

### 3.2 Runtime

#### 3.2.1 Overview

Each MCU SRAM bank can be allocated to:

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 secure for using in OP-TEE

or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 non-secure for using in Linux<sup>®</sup> with reserved memory, that is used by the dmaengine (for DMA buffers management) or RPMsg for interprocess communication with the coprocessor

and/or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 for using in STM32Cube

Notice the **and/or** allocation between Cortex<sup>®</sup>-A7 non-secure and Cortex<sup>®</sup>-M4, meaning that it is possible to share banks between those cores, typically to realize inter process communication between RPMsg on Linux side and OpenAMP on STM32Cube side.

The default assignement set in STMicroelectronics distribution is in line with the platform memory mapping, that can be adapted by the platform user.

#### 3.2.2 Software frameworks

Domain	Peripheral	Software frameworks			Comment
Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4  (STM32Cube)			
Core/RAM	MCU SRAM	OP-TEE overview	Linux reserved memory	STM32Cube	

#### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration by itself can be done via the STM32CubeMX tool for all internal peripherals. It can then be manually completed (especially for external peripherals) according to the information given in the corresponding software framework article.



The several SRAM banks are accessible via different address ranges in order to benefit from the Cortex-M4 multiple ports.


### 3.2.4 Peripheral assignment

Check boxes illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via STM32CubeMX.

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in STM32MP15 reference manuals



Domain	Peripheral	Runtime allocation		Comment
Instance	Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)	
Core/RAM	MCU SRAM	SRAM1		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM2		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM3		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM4		Assignment (between A7 S and A7 NS / M4) Shareable (between



Domain	Peripheral	Runtime allocation				Comment
						A7 NS and M4)

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

Open Portable Trusted Execution Environment

Stable: 17.11.2020 - 17:06 / Revision: 10.11.2020 - 07:49

## Contents

1 Article purpose .....	84
2 Peripheral overview .....	85
2.1 Features .....	85
2.2 Security support .....	85
3 Peripheral usage and associated software .....	86
3.1 Boot time .....	86
3.2 Runtime .....	86
3.2.1 Overview .....	86
3.2.2 Software frameworks .....	86
3.2.3 Peripheral configuration .....	86
3.2.4 Peripheral assignment .....	87



---

## 1 Article purpose

---

The purpose of this article is to

- briefly introduce the MCU RAM memory and its main features
- indicate the level of security supported by this hardware block
- explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
- explain how to configure the MCU RAM memory.



---

## 2 Peripheral overview

---

The **MCU SRAM** internal memory is 384-Kbyte wide and physically near to the Cortex<sup>®</sup>-M4 for optimized performances from this core. It is split into four separate banks:

- MCU SRAM1 (128 Kbytes)
- MCU SRAM2 (128 Kbytes)
- MCU SRAM3 (64 Kbytes)
- MCU SRAM4 (64 Kbytes)

Those banks have individual security control (cf. [security support](#) below) and automatic clock gating (for power management optimization), but they are not supplied when the system goes to Standby low power mode, so their content is lost in that case.

### 2.1 Features

Refer to [STM32MP15 reference manuals](#) for the complete features list, and to the software components, introduced below, to know which features are really implemented.

### 2.2 Security support

Each MCU SRAM1/SRAM2/SRAM3/SRAM4 bank is **secure aware** (under ETZPC control).



## 3 Peripheral usage and associated software

### 3.1 Boot time

The ROM code uses the MCU SRAM1 to store the USB context during a boot on USB for Flash programming (with STM32CubeProgrammer).

Linux remoteproc framework (running on the Cortex<sup>®</sup>-A7) loads the Cortex<sup>®</sup>-M4 firmware code into the MCU SRAM, except the exception table that must be loaded in the RETRAM since the Cortex<sup>®</sup>-M4 is looking for its reset entry point at address 0x00000000. The overall memory mapping is shown in the platform memory mapping section.

### 3.2 Runtime

#### 3.2.1 Overview

Each MCU SRAM bank can be allocated to:

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 secure for using in OP-TEE

or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 non-secure for using in Linux<sup>®</sup> with reserved memory, that is used by the dmaengine (for DMA buffers management) or RPMsg for interprocess communication with the coprocessor

and/or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 for using in STM32Cube

Notice the **and/or** allocation between Cortex<sup>®</sup>-A7 non-secure and Cortex<sup>®</sup>-M4, meaning that it is possible to share banks between those cores, typically to realize inter process communication between RPMsg on Linux side and OpenAMP on STM32Cube side.

The default assignement set in STMicroelectronics distribution is in line with the platform memory mapping, that can be adapted by the platform user.

#### 3.2.2 Software frameworks

Domain	Peripheral	Software frameworks			Comment
Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4  (STM32Cube)			
Core/RAM	MCU SRAM	OP-TEE overview	Linux reserved memory	STM32Cube	

#### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration by itself can be done via the STM32CubeMX tool for all internal peripherals. It can then be manually completed (especially for external peripherals) according to the information given in the corresponding software framework article.



The several SRAM banks are accessible via different address ranges in order to benefit from the Cortex-M4 multiple ports.


### 3.2.4 Peripheral assignment

Check boxes illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via STM32CubeMX.

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in STM32MP15 reference manuals



Domain	Peripheral	Runtime allocation		Comment
Instance	Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)	
Core/RAM	MCU SRAM	SRAM1		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM2		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM3		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM4		Assignment (between A7 S and A7 NS / M4) Shareable (between



Domain	Peripheral	Runtime allocation				Comment
						A7 NS and M4)

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

#### Open Portable Trusted Execution Environment

Stable: 25.09.2020 - 09:15 / Revision: 25.09.2020 - 09:13

## Contents

1 Article purpose .....	89
2 Peripheral overview .....	90
2.1 Features .....	90
2.2 Security support .....	90
3 Peripheral usage and associated software .....	91
3.1 Boot time .....	91
3.2 Runtime .....	91
3.2.1 Overview .....	91
3.2.2 Software frameworks .....	91
3.2.3 Peripheral configuration .....	91
3.2.4 Peripheral assignment .....	92





---

## 1 Article purpose

---

The purpose of this article is to

- briefly introduce the MCU RAM memory and its main features
- indicate the level of security supported by this hardware block
- explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
- explain how to configure the MCU RAM memory.



---

## 2 Peripheral overview

---

The **MCU SRAM** internal memory is 384-Kbyte wide and physically near to the Cortex<sup>®</sup>-M4 for optimized performances from this core. It is split into four separate banks:

- MCU SRAM1 (128 Kbytes)
- MCU SRAM2 (128 Kbytes)
- MCU SRAM3 (64 Kbytes)
- MCU SRAM4 (64 Kbytes)

Those banks have individual security control (cf. [security support](#) below) and automatic clock gating (for power management optimization), but they are not supplied when the system goes to Standby low power mode, so their content is lost in that case.

### 2.1 Features

Refer to [STM32MP15 reference manuals](#) for the complete features list, and to the software components, introduced below, to know which features are really implemented.

### 2.2 Security support

Each MCU SRAM1/SRAM2/SRAM3/SRAM4 bank is **secure aware** (under ETZPC control).



## 3 Peripheral usage and associated software

### 3.1 Boot time

The ROM code uses the MCU SRAM1 to store the USB context during a boot on USB for Flash programming (with STM32CubeProgrammer).

Linux remoteproc framework (running on the Cortex<sup>®</sup>-A7) loads the Cortex<sup>®</sup>-M4 firmware code into the MCU SRAM, except the exception table that must be loaded in the RETRAM since the Cortex<sup>®</sup>-M4 is looking for its reset entry point at address 0x00000000. The overall memory mapping is shown in the platform memory mapping section.

### 3.2 Runtime

#### 3.2.1 Overview

Each MCU SRAM bank can be allocated to:

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 secure for using in OP-TEE

or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 non-secure for using in Linux<sup>®</sup> with reserved memory, that is used by the dmaengine (for DMA buffers management) or RPMsg for interprocess communication with the coprocessor

and/or

- the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 for using in STM32Cube

Notice the **and/or** allocation between Cortex<sup>®</sup>-A7 non-secure and Cortex<sup>®</sup>-M4, meaning that it is possible to share banks between those cores, typically to realize inter process communication between RPMsg on Linux side and OpenAMP on STM32Cube side.

The default assignement set in STMicroelectronics distribution is in line with the platform memory mapping, that can be adapted by the platform user.

#### 3.2.2 Software frameworks

Domain	Peripheral	Software frameworks			Comment
Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4  (STM32Cube)			
Core/RAM	MCU SRAM	OP-TEE overview	Linux reserved memory	STM32Cube	

#### 3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration by itself can be done via the STM32CubeMX tool for all internal peripherals. It can then be manually completed (especially for external peripherals) according to the information given in the corresponding software framework article.



The several SRAM banks are accessible via different address ranges in order to benefit from the Cortex-M4 multiple ports.


### 3.2.4 Peripheral assignment

Check boxes illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned ( ) to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via STM32CubeMX.

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in STM32MP15 reference manuals



Domain	Peripheral	Runtime allocation		Comment
Instance	Cortex-A7 secure (OP-TEE)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)	
Core/RAM	MCU SRAM	SRAM1		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM2		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM3		Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4)
		SRAM4		Assignment (between A7 S and A7 NS / M4) Shareable (between



Domain	Peripheral	Runtime allocation				Comment
						A7 NS and M4)

Microcontroller Unit (MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.)

Random Access Memory (Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.)

Open Portable Trusted Execution Environment