



IWDG internal peripheral

IWDG internal peripheral



Contents

| | |
|--|---|
| 1. IWDG internal peripheral | 3 |
| 2. BSEC internal peripheral | 6 |
| 3. Boot chain overview | 6 |
| 4. ETZPC internal peripheral | 6 |
| 5. How to assign an internal peripheral to a runtime context | 7 |
| 6. OP-TEE overview | 7 |
| 7. Power overview | 7 |
| 8. RTC internal peripheral | 7 |
| 9. STM32CubeMX | 7 |
| 10. STM32MP15 ROM code overview | 7 |
| 11. STM32MP15 resources | 7 |
| 12. STM32MPU Embedded Software architecture overview | 7 |
| 13. TF-A overview | 7 |
| 14. Watchdog overview | 7 |



Contents

| | |
|--|---|
| 1 Peripheral overview | 4 |
| 1.1 Features | 4 |
| 1.2 Security support | 4 |
| 2 Peripheral usage and associated software | 5 |
| 2.1 Boot time | 5 |
| 2.2 Runtime | 5 |
| 2.2.1 Overview | 5 |
| 2.2.2 Software frameworks | 5 |
| 2.2.3 Peripheral configuration | 5 |
| 2.2.4 Peripheral assignment | 5 |



1 Peripheral overview

The **IWDG** peripheral is a watchdog unit that can be used to protect application frameworks running on Cortex-A7 from endless loops. This peripheral supports an **independent** clocking source in order to be able to continue running even when the rest of the system is in **low power mode** (STOP, STANDBY). Another important feature of this block is the **early interrupt** feature that allows to trigger an interrupt at a given power supply threshold before reaching the final reset: this gives the opportunity to run a recovery mechanism that will try to revive the system with minimum impact.

1.1 Features

Refer to **STM32MP15** reference manuals for the complete list of features, and to the software components, introduced below, to see which features are implemented.

1.2 Security support

IWDG1 is **secure-aware** (under ETZPC control).

IWDG2 is **non-secure**.



2 Peripheral usage and associated software

2.1 Boot time

Pay attention to the fact that IWDG can be configured to be **automatically active** at startup (without any software intervention) via BSEC. When this is the case, the watchdog is anyway frozen during ROM code execution but it will start to decrement its counter as soon as the ROM code is left so it is important to reload the watchdog from the boot chain in this case. This behavior is implemented for **IWDG2 only** in STMicroelectronics distribution via the trusted boot chain only.

Notice also that BSEC features some freeze bits that allow to **freeze IWDG** during platform STOP and STANDBY low power periods, avoiding to have to wake up (via RTC) for the only purpose of reloading the watchdog.

2.2 Runtime

2.2.1 Overview

IWDG1 can be allocated to the Cortex-A7 secure to be used in the secure context by the customer application: this instance is not supported in STMicroelectronics distribution.

IWDG2 can be allocated to the Cortex-A7 non-secure to be used with Linux watchdog framework. In this configuration, the secure monitor (from OP-TEE -if present- or TF-A) is able to receive IWDG early interrupts that can be used in a tentative to reset the Cortex-A7 without interfering with Cortex-M4 execution.

2.2.2 Software frameworks

| Domain | Peripheral | Software components | | Comment |
|----------------|------------|---------------------|--------------------------|---------|
| OP-TEE | Linux | STM32Cube | | |
| Core /Watchdog | IWDG | TF-A | Linux watchdog framework | |

2.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration can be done alone via the STM32CubeMX tool for all internal peripherals, and then manually completed (particularly for external peripherals), according to the information given in the corresponding software framework article.


2.2.4 Peripheral assignment

Check boxes illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

- means that the peripheral can be assigned () to the given runtime context.
- is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to [How to assign an internal peripheral to a runtime context](#) for more information on how to assign peripherals manually or via STM32CubeMX.

The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possibilities might be described in STM32MP15 reference manuals.



| Domain | Peripheral | Runtime allocation | | Comment |
|----------------|---------------------------|------------------------------|-----------------------|---|
| Instance | Cortex-A7 secure (OP-TEE) | Cortex-A7 non-secure (Linux) | Cortex-M4 (STM32Cube) | |
| Core /Watchdog | IWDG | IWDG1 | | Shared (none or both): <ul style="list-style-type: none"> Cortex-A7 non secure for reload Cortex-A7 secure for early interrupt handling |
| | | IWDG2 | | |

Independent Watchdog

Cortex®

Read Only Memory

Linux® is a registered trademark of Linus Torvalds.

Open Portable Trusted Execution Environment
 Stable: 24.09.2019 - 14:06 / Revision: 24.09.2019 - 07:57

Invalid target: no reviewed revision corresponds to the given ID.

[Return to BSEC internal peripheral](#)
 Stable: 12.03.2021 - 11:29 / Revision: 12.03.2021 - 11:15

Invalid target: no reviewed revision corresponds to the given ID.

[Return to Boot chain overview](#)
 Stable: 31.07.2020 - 14:57 / Revision: 31.07.2020 - 14:56

Invalid target: no reviewed revision corresponds to the given ID.

[Return to ETZPC internal peripheral](#)

Stable: 08.03.2021 - 16:13 / Revision: 16.02.2021 - 17:11



Stable: 03.05.2020 - 10:10 / Revision: 10.05.2020 - 11:11

Invalid target: no reviewed revision corresponds to the given ID.

[Return to How to assign an internal peripheral to a runtime context.](#)

Stable: 13.05.2020 - 08:56 / Revision: 13.05.2020 - 08:54

Invalid target: no reviewed revision corresponds to the given ID.

[Return to OP-TEF overview.](#)

Stable: 01.12.2020 - 10:35 / Revision: 01.12.2020 - 09:20

Invalid target: no reviewed revision corresponds to the given ID.

[Return to Power overview.](#)

Stable: 19.02.2020 - 10:01 / Revision: 04.02.2020 - 15:23

Invalid target: no reviewed revision corresponds to the given ID.

[Return to RTC internal peripheral.](#)

Stable: 23.09.2020 - 13:22 / Revision: 12.06.2020 - 13:25

Invalid target: no reviewed revision corresponds to the given ID.

[Return to STM32CubeMX.](#)

Stable: 01.04.2021 - 11:49 / Revision: 29.03.2021 - 08:47

Invalid target: no reviewed revision corresponds to the given ID.

[Return to STM32MP15 ROM code overview.](#)

Stable: 17.11.2020 - 17:06 / Revision: 10.11.2020 - 07:49

Invalid target: no reviewed revision corresponds to the given ID.

[Return to STM32MP15 resources.](#)

Stable: 26.03.2021 - 11:32 / Revision: 12.03.2021 - 11:07

Invalid target: no reviewed revision corresponds to the given ID.

[Return to STM32MPU Embedded Software architecture overview.](#)

Stable: 22.04.2021 - 11:23 / Revision: 09.04.2021 - 13:17

Invalid target: no reviewed revision corresponds to the given ID.

[Return to TF-A overview.](#)

Stable: 31.01.2020 - 13:22 / Revision: 31.01.2020 - 13:13

Invalid target: no reviewed revision corresponds to the given ID.

[Return to Watchdog overview.](#)