

Glossary

Stable: 18.02.2019 - 12:34 / Revision: 18.02.2019 - 12:33

Jump to letter: [A](#) [B](#) [C](#) [D](#) [E](#) [F](#) [G](#) [H](#) [I](#) [J](#) [K](#) [L](#) [M](#) [N](#) [O](#) [P](#) [Q](#) [R](#) [S](#) [T](#) [U](#) [V](#) [W](#) [X](#) [Y](#) [Z](#) [0-9](#) [See Also](#)

Note: The glossary content is **automatically** used in all wiki pages.

1 A

A2DP

Advanced Audio Distribution Profile

ABI

Application binary interface .

In computer software, an application binary interface (ABI) describes the low-level interface between a computer program and the operating system or another program.

ACL

Automatic current limit (LCD power improvement solution)

ADB

Android debug bridge (Android specific)

ADC

Analog-to-digital converter. The process of converting a sampled analog signal to a digital code that represents the amplitude of the original signal sample.

AES

Advanced Encryption Standard

AF

GPIO alternate function

AHB

Advanced High-performance Bus

aka

also known as

ALSA

Advanced Linux sound architecture

AOSP

Android Open Source Project

APB

Advanced Peripheral Bus

API

Application programming interface

Arm ®

<https://www.arm.com/> (see <https://www.arm.com/company/policies/trademarks/arm-trademark-list/cortex-trademark>)

ASoC

ALSA System on Chip

AVB

Audio Video Bridging over Ethernet (set of IEEE standards for transporting audio and other real-time content over Ethernet)

AVD

Analog Voltage Detector

2 B

BSP

Board support package

BL1

Boot Loader stage 1

BL2

Boot Loader stage 2

BL32

Boot Loader stage 3-2

BL33

Boot Loader stage 3-3

BLE

Bluetooth Low Energy .

Bluetooth Low Energy (Bluetooth LE, BLE, marketed as Bluetooth Smart) is a wireless personal area network technology designed and marketed by the Bluetooth Special Interest Group aimed at novel applications in the healthcare, fitness, beacons, security, and home entertainment industries. Compared to Classic Bluetooth, Bluetooth Smart is intended to provide considerably reduced power consumption and cost while maintaining a similar communication range. (sourcehttps://en.wikipedia.org/wiki/Bluetooth_Low_Energy)

BoardId

eval

Generic term used only for Android, to complete configuration modules paths depending on used board

BOR

Brownout reset

BSP

Board Support Package

BSEC

Boot and Security and OTP control

BT

BlueTooth

3 C

CABC

Content-Adaptative Backlight Control (LCD power improvement solution)

CAB

Content-Adaptative Backlight (LCD power improvement solution)

CEC

Consumer Electronics Control (HDMI standard)

CLUT

Colour Look-Up Table

CMSIS

Cortex Microcontroller Software Interface Standard

configs

Configuration File System (See <https://en.wikipedia.org/wiki/Configfs> for more details)

Cortex ®

CPL

Common Public License

CPU

Central processing unit

CRC

Cyclic redundancy check calculation unit

CRYP

Cryptographic processor

CSG

Constructive Solid Geometry

CSS

Cascading Style Sheets (web standard)

CTS

Compatibility Test Suite (Android specific)

4 D

DAC

Digital-to-analog converter

Electronic circuit that converts a binary number into a continuously varying value.

DAI

Digital Audio Interface

DAPM

Dynamic Audio Power Management

DBI

Display Bus Interface (MIPI® Alliance standard)

DCMI

Digital Camera Memory Interface

DDB

Device Descriptor Block (MIPI[®] Alliance standard)

DDC

Display Data Channel (VESA standard)

DDR

Doubledata rate (memory domain)

debugfs

Debug File System (See <https://en.wikipedia.org/wiki/Debugfs> for more details)

devfs

Device File System (See https://en.wikipedia.org/wiki/Device_file#DEVFS for more details)

DES

Data Encryption Standard

DFSDM

Digital Filter for Sigma-Delta Modulator

DFU

Device Firmware Upgrade

DISCO

Discovery board

DMA

Direct Memory Access

DMA2D

Chrom-Art Accelerator™ controller (STM32 specific)

DMIC

Digital microphone

DPI

Display Pixel Interface (MIPI[®] Alliance standard)

DRD

Dual-Role Device

USB standard defines host and device roles. OTG controllers support both roles and can be called Dual-Role Devices controllers.

DRI

Direct Rendering Infrastructure (Linux framework for allowing direct access to graphics hardware... find more information on official DRI web site <http://dri.freedesktop.org/wiki/FrontPage>)

DRM

Direct Rendering Manager

(kernel module that gives direct hardware access to DRI clients, find more information on official DRI web site <http://dri.freedesktop.org/wiki/DRM>)

DRP

Dual Role Port, an USB port that can operate in host or device mode

DSI

Display Serial Interface (MIPI[®] Alliance standard)

DT

Device Tree

DTB

Device Tree Binary (or Blob)

DTS

Device Tree Source (in software context) or Digital Temperature Sensor (in peripheral context)

DVI

Digital Visual Interface (Digital Display Working Group)

5 E

EAL

Evaluation Assurance Level

ECC

Error Correction Capability

ECC

Elliptic curve cryptography

ECDSA

Elliptic Curve Digital Signature Algorithm

EDID

Extended Display Identification Data (HDMI standard)

EDP

Embedded Display Port (VESA standard). See <http://www.displayport.org/> for more details

EEPROM

Electrically-erasable programmable read-only memory

EGL

Khronos Native Platform Graphics Interface (See <http://www.khronos.org/egl/> for more details)

EHCI

Enhanced Host Controller Interface

EMI

External memory interface

eMMC

former spelling for e•MMC ('e' in italic)

e•MMC

Embedded Multi-Media Card

EOT

End Of Transmission (MIPI[®] Alliance DSI standard)

ETH

Ethernet

ETM

Embedded Trace Macrocell

ETZPC

Extended TrustZone Protection Controller

EVAL

Evaluation board

EXTI

External Interrupt

6 F

FB

Frame Buffer (could be the Kernel framebuffer linked to the display, a GPU framebuffer, an imaging framebuffer...)

FHS

File Hierarchy Standard defines by Linux Fundation

Flash

Flash memory shortened to gain space in titles, tables and block diagrams

Flash memory

Flash memories combine high density and cost effectiveness of EPROMs with the electrical erasability of EEPROMs.

For this reason, the Flash memory market is one of the most exciting areas of the semiconductor industry today and new applications requiring in system reprogramming, such as cellular telephones, automotive engine management systems, hard disk drives, PC BIOS software for Plug & Play, digital TV, set top boxes, fax and other modems, PC cards and multimedia CD-ROMs, offer the prospect of very high volume demand.

foo_driver

foo_driver could be any driver that needs to control a GPIO

FPS

Frames per second

FSBL

First Stage Boot Loader

FTR

First Time Right

7 G

GDB

GNU dedugger, a portable debugger that runs on many Unix-like systems

GIC

Generic Interrupt Controller

GP

Geometry Processor, used to execute Vertex Shaders (3D IP/IC specific).

GPIO

General-Purpose Input/Output

A realization of open ended transmission between devices on an embedded level. These pins available on a processor can be programmed to be used to either accept input or provide output to external devices depending on user desires and applications requirements.

GPGPU

General-Purpose computation on Graphics Processing Units

GPT

GUID Partition Table

GPU

Graphics Processing Units

GRALLOC

GRaphic ALLOCation HAL or library (Android specific)

GUI

Graphical User Interface

8 H

HAL

Hardware Abstraction Layer

HDCP

High-Bandwidth Digital Content Protection (HDMI standard)

HDMI

High-Definition Multimedia Interface (HDMI standard)

HDP

Hardware Debug Port

HDR

High Dynamic Range (HDMI standard)

HID

Human Interface Device (for USB, Bluetooth...)

HMAC

Hash-based Message Authentication Code

HPD

Hot Plug Detect

HS

High Speed (MIPI[®] Alliance DSI standard)

HSEM

Hardware Semaphore

HSI

High Speed Internal oscillator (STM32 clock source) or High Speed Synchronous Serial Interface (MIPI[®] Alliance standard)

HSLV

High Speed Low Voltage pin mode

9 I

I2C

Inter-Integrated Circuit

Bi-directional 2-wire bus standard for efficient inter-IC control.

I2S

Integrated Interchip Sound

I2S (without the 2 in superscript) refers to the STMicroelectronics integrated interchip sound IP.

I420

fourcc of YUV420 planar pixel format

IDE

(Software)Integrated development/design/debugging environment

IFP

Image Formatting Pipeline

IIC

Inter-Integrated Circuit

Bi-directional 2-wire bus standard for efficient inter-IC control.

IIO

Industrial I/O Linux subsystem

IO

input/output

IPC

Inter-Processor Communication

IPCC

Inter-Processor Communication Controller

IPP

Image Preprocessor Pipeline

ITM

Instruction Trace Macrocell

IWDG

Independent Watchdog

10 J

JIT

Just-In-Time (Way of working for a given Virtual Machine)

11 K

KMS

Kernel Mode Setting

12 L

LDISC

Line Discipline

LED

Light-emitting diode

LIN

Local Interconnect Network

LDO

Low-dropout regulator

LL

Low layer of STM32Cube

LP

Low Power (MIPI[®] Alliance DSI standard)

LTDC

LCD TFT Display Controller (STM32 specific)

LPTIM

low-power timer (STM32 specific)

13 M

MCU Microcontroller Unit

MCUs have internal flash memory and are intended to operate with a minimum amount of external support ICs. They commonly are a self-contained, system-on-chip (SoC) designs.

MD5

Message Digest 5

MFD

Multifunction device

microSD[™];

eg microSD card ('m' in lowercase whatever its position)

Micro-AB

Micro-AB connector/port ('M' in uppercase whatever its position)

Micro-USB

eg Micro-USB connector ('M' in uppercase whatever its position)

MIPI

Mobile Industry Processor Interface, open membership organization that includes leading companies in the mobile industry that share the objective of defining and promoting open specifications for interfaces inside mobile terminals, see MIPI[®] Alliance standard web site <https://www.mipi.org>

MMC

MultimediaCard

MMU

Memory Management Unit

A hardware device or circuit that supports virtual memory and paging by translating virtual addresses into physical addresses.

MPU

Microprocessor Unit

MTD

Memory Technology Device

14 N

NA

Non Applicable

NDA

Non-disclosure agreement

NV12

fourcc of YUV420 semi-planar pixel format

NVIC

Nested Vectored Interrupt Controller

NVM

Non Volatile Memory, like a flash memory

15 O

OpenGL

Open Graphics Library (See <http://www.opengl.org/> for more details)

OHCI

Open Host Controller Interface

ONFI

Open NAND Flash interface

The ONFI working group, acronym for Open NAND Flash Interface, was founded in 2005. The group's mission consists in creating a common industry standard for NAND Flash interfaces, to simplify integration of NAND Flash memory into consumer electronics (CE) devices and computing platforms. ST is one of the co-founder companies together with Hynix, Intel, Micron, Phison and Sony.

OpenCL

Open Computing Language (See <http://www.opencl.org/> for more details)

OpenGL

Open Graphics Library (See <http://www.opengl.org/> for more details)

OpenGLES

Open Graphics Library for Embedded System (See <http://www.khronos.org/opengles/> for more details)

OpenVG

Open Vector Graphics (See <http://www.khronos.org/openvg/> for more details)

OPP

Operating Performance Point (link to voltage and frequency scalings)

OP-TEE

Open Portable Trusted Execution Environment

OS

Operating System

OSS

Open Source Software

OST

Open System Trace

OTG

USB On-The-Go

Capability/type of USB port, acting primarily as USB device, to also act as USB host. Also known as USB OTG.

OTP

One Time Programmed

16 P

PCB

Printed Circuit Board

PLB

Polygon List Builder (3D IP/IC specific)

PMIC

Power Management Integrated Circuit

PMU

Power Management Unit (in STPMIC context) or Performance Monitoring Unit (in Arm Cortex-A context)

POSIX

Portable Operating System Interface based on uniX (https://en.wikipedia.org/wiki/POSIX_terminal_interface for more details)

POT

Power Of Two (could be linked to Graphics, like in OpenGL textures)

PP

Pixel Processor, used to execute Fragment Shaders (3D IP/IC specific)

procfs

Process File System (See <https://en.wikipedia.org/wiki/Procfs> for more details)

PSCI

Power State Coordination Interface

PVD

Programmable Voltage Detector

PWM

Pulse Width Modulation

17 Q

18 R

RAM

Random Access Memory

Early computer memories generally had serial access. Memories where any given address can be accessed when desired were then called "random access" to distinguish them from the memories where contents can only be accessed in a fixed order. The term is used today for volatile random-access semiconductor memories.

RCC

Reset and Clock Control

REGMAP

Register map (Linux registers map abstraction API)

RMA

Return Materials Authorization

RNG

Random Number Generator

ro

Read Only

ROM

Read Only Memory

RTC

Real Time Clock

RTOS

Real Time Operating System

RX

Receive

19 S

SAI

Serial Audio Interface

Mechanism used to transfer non-buffered audio data between processors and/or audio converters.

SCL

Serial clock line

SD

Secure digital

SDA

Serial DATA line

SDIO

Secure digital input/output

SDIO card

SDIO is an SD-size card with extended input/output functions

SDK

Software development kit

A programming package that enables a programmer to develop applications for a specific platform.

Serdev

Serial device bus

SHA

Secure Hash Algorithm

SLC

Single-Level Cell is a kind of NAND flash

SMC

Secure Monitor Call

SMBus

System Management Bus

SMP

symetric multiprocessing

SocId

stm32mp1, sti

Generic term used only for Android, to complete configuration modules paths depending on used STM32 microprocessor devices

SOM

System-On-Module

SOT

Start Of Transmission (MIPI[®] Alliance DSI standard)

S/PDIF

Sony/Philips Digital Interface Format

Protocol (IEC-60958)

SP_min

Secure Payload minimal

SPI

Serial Peripheral Interface

SPL

Secondary Program Loader, *Also known as **U-Boot SPL***

SSBL

Second Stage Boot Loader

STGEN

System Time Generator

STM

System Trace Module

STP

System Trace Protocol (MIPI[®] Alliance standard specifying the protocol to carry above system traces)

SSP

Secure Secret Provisioning

SYSCFG

System Configuration

sysfs

System File System (See <https://en.wikipedia.org/wiki/Sysfs> for more details)

SYSTICK

System Tick

SWD

Serial Wire Debug

20 T

TA

Trusted Application

TAF

Trusted Application Function

TAMP

Tamper

TBG

Test Byte Generator, part of DSI, used to generate - on CPU demand - a stream of byte to the DSI D-PHY. The goal is to perform basic DSI D-PHY lane check

TCG

Trusted Computing Group

TCM

Tightly Coupled Memory

TDES

Triple Data Encryption Standard

TEE

Trusted Execution Environment

termios

terminal input output structure

TF-A

Trusted Firmware for Arm Cortex-A

TFTP

Trivial File Transfer Protocol

TPM

Trusted Platform Module

TrEQ

Transducer Equalizer

TSS

TPM Software Stack

TTY

TeleTYpewriter

TVG

Test Video Generator, part of DSI, used to generate a video stream automatically (for verification and validation task)

TX

Transmit

TZ

Trust Zone

TZC

TrustZone address space Controller for DDR

21 U

UART

Universal Asynchronous Receiver/Transmitter

UDC

USB Device Controller

UI

User Interface

UMS

User-space Mode Setting

µClinux

The letters "µC" are for "microcontroller", the name is pronounced "you-see-Linux" (<http://www.uclinux.org/>)

UP

uniprocessor

USART

Universal Synchronous/Asynchronous Receiver/Transmitter

USBH

USB Host (STM32 specific)

USB Type-A

USB port or connector

USB Type-C

USB port or connector

UTMI

USB 2.0 Transceiver Macrocell Interface

USB On-The-Go

Capability/type of USB port, acting primarily as USB device, to also act as USB host. Also known as USB OTG.

22 V

VESA

Video Electronics Standards Association

V4L2

Video 4 Linux version 2

VREFBUF

voltage reference buffer (STM32 specific)

23 W

Wi-Fi

technology for wireless local area networking with devices based on the IEEE 802.11 standards

24 X

XIP

Execute In Place. Method of executing programs directly from long term storage rather than copying it into RAM (linked to NOR Flash).

XTI

Protocol specifying a way to define OST frame boundary and to support trace activation using uart channel.

25 Y

YAVTA

Yet Another V4L2 Test Application (V4L2 standard)

26 Z

27 0-9

28 See Also

Advanced Audio Distribution Profile

Application binary interface .

Automatic current limit (LCD power improvement solution)

Android debug bridge (Android specific)

Analog-to-digital converter. The process of converting a sampled analog signal to a digital code that represents the amplitude of the original signal sample.

Advanced Encryption Standard

GPIO alternate function

General-Purpose Input/Output

Advanced High-performance Bus

also known as

Advanced Linux sound architecture

Android Open Source Project

Advanced Peripheral Bus

Application programming interface

ALSA System on Chip

Audio Video Bridging over Ethernet (set of IEEE standards for transporting audio and other real-time content over Ethernet)

Analog Voltage Detector

Board Support Package

Board support package

Boot Loader stage 1

Boot Loader stage 2

Boot Loader stage 3-2

Boot Loader stage 3-3

Bluetooth Low Energy .

eval

Brownout reset

Boot and Security and OTP control

One Time Programmed

BlueTooth

Content-Adaptative Backlight Control (LCD power improvement solution)

Content-Adaptative Backlight (LCD power improvement solution)

Consumer Electronics Control (HDMI standard)

High-Definition Multimedia Interface (HDMI standard)

Colour Look-Up Table

Cortex Microcontroller Software Interface Standard

Configuration File System (See <https://en.wikipedia.org/wiki/Configfs> for more details)

Common Public License

Central processing unit

Cyclic redundancy check calculation unit

Cryptographic processor

Constructive Solid Geometry

Cascading Style Sheets (web standard)

Compatibility Test Suite (Android specific)

Digital-to-analog converter

Digital Audio Interface

Dynamic Audio Power Management

Display Bus Interface (MIPI[®] Alliance standard)

Mobile Industry Processor Interface, open membership organization that includes leading companies in the mobile industry that share the objective of defining and promoting open specifications for interfaces inside mobile terminals, see MIPI[®] Alliance standard web site <https://www.mipi.org>

Digital Camera Memory Interface

Device Descriptor Block (MIPI[®] Alliance standard)

Display Data Channel (VESA standard)

Video Electronics Standards Association

Doubledata rate (memory domain)

Debug File System (See <https://en.wikipedia.org/wiki/Debugfs> for more details)

Device File System (See https://en.wikipedia.org/wiki/Device_file#DEVFS for more details)

Data Encryption Standard

Digital Filter for Sigma-Delta Modulator

Device Firmware Upgrade

Discovery board

Direct Memory Access

Chrom-Art Accelerator™ controller (STM32 specific)

Digital microphone

Display Pixel Interface (MIPI[®] Alliance standard)

Dual-Role Device

USB On-The-Go

Direct Rendering Infrastructure (Linux framework for allowing direct access to graphics hardware... find more information on official DRI web site <http://dri.freedesktop.org/wiki/FrontPage>)

Direct Rendering Manager

Dual Role Port, an USB port that can operate in host or device mode

Display Serial Interface (MIPI[®] Alliance standard)

Device Tree

Device Tree Binary (or Blob)

Device Tree Source (in software context) or Digital Temperature Sensor (in peripheral context)

Digital Visual Interface (Digital Display Working Group)

Evaluation Assurance Level

Elliptic curve cryptography

Error Correction Capability

Elliptic Curve Digital Signature Algorithm

Extended Display Identification Data (HDMI standard)

Embedded Display Port (VESA standard). See <http://www.displayport.org/> for more details

Electrically-erasable programmable read-only memory

Khronos Native Platform Graphics Interface (See <http://www.khronos.org/egl/> for more details)

Enhanced Host Controller Interface

External memory interface

former spelling for e•MMC ('e' in italic)

MultimediaCard

End Of Transmission (MIPI[®] Alliance DSI standard)

Ethernet

Embedded Trace Macrocell

Extended TrustZone Protection Controller

Evaluation board

External Interrupt

Frame Buffer (could be the Kernel framebuffer linked to the display, a GPU framebuffer, an imaging framebuffer...)

Graphics Processing Units

File Hierarchy Standard defines by Linux Foundation

Flash memory shortened to gain space in titles, tables and block diagrams

Flash memories combine high density and cost effectiveness of EPROMs with the electrical erasability of EEPROMs.

foo_driver could be any driver that needs to control a GPIO

Frames per second

First Stage Boot Loader

First Time Right

GNU dedugger, a portable debugger that runs on many Unix-like systems

Generic Interrupt Controller

Geometry Processor, used to execute Vertex Shaders (3D IP/IC specific).

General-Purpose computation on Graphics Processing Units

GUID Partition Table

GRaphic ALLOCation HAL or library (Android specific)

Hardware Abstraction Layer

Graphical User Interface

High-Bandwidth Digital Content Protection (HDMI standard)

Hardware Debug Port

High Dynamic Range (HDMI standard)

Human Interface Device (for USB, Bluetooth...)

Hash-based Message Authentication Code

Hot Plug Detect

High Speed (MIPI[®] Alliance DSI standard)

Hardware Semaphore

High Speed Internal oscillator (STM32 clock source) or High Speed Synchronous Serial Interface (MIPI[®] Alliance standard)

High Speed Low Voltage pin mode

Inter-Integrated Circuit

Integrated Interchip Sound

fourcc of YUV420 planar pixel format

(Software)Integrated development/design/debugging environment

Image Formatting Pipeline

Inter-Integrated Circuit

Industrial I/O Linux subsystem

input/output

Inter-Processor Communication

Inter-Processor Communication Controller

Image Preprocessor Pipeline

Instruction Trace Macrocell

Independent Watchdog

Just-In-Time (Way of working for a given Virtual Machine)

Kernel Mode Setting

Line Discipline

Light-emitting diode

Local Interconnect Network

Low-dropout regulator

Low layer of STM32Cube

Low Power (MIPI[®] Alliance DSI standard)

LCD TFT Display Controller (STM32 specific)

low-power timer (STM32 specific)

Message Digest 5

Message Digest 5

Multifunction device

Micro-AB connector/port ('M' in uppercase whatever its position)

eg Micro-USB connector ('M' in uppercase whatever its position)

Memory Management Unit

Microprocessor Unit

Memory Technology Device

Non Applicable

Non-disclosure agreement

fourcc of YUV420 semi-planar pixel format

Nested Vectored Interrupt Controller

Non Volatile Memory, like a flash memory

Open Graphics Library (See <http://www.opengl.org/> for more details)

Open Host Controller Interface

Open NAND Flash interface

Open Computing Language (See <http://www.opencl.org/> for more details)

Open Graphics Library (See <http://www.opengl.org/> for more details)

Open Graphics Library for Embedded System (See <http://www.khronos.org/opengles/> for more details)

Open Vector Graphics (See <http://www.khronos.org/opencv/> for more details)

Operating Performance Point (link to voltage and frequency scalings)

Open Portable Trusted Execution Environment

Operating System

Open Source Software

Open System Trace

Capability/type of USB port, acting primarily as USB device, to also act as USB host. Also known as USB OTG.

Printed Circuit Board

Polygon List Builder (3D IP/IC specific)

Power Management Integrated Circuit

Power Management Unit (in STPMIC context) or Performance Monitoring Unit (in Arm Cortex-A context)

Portable Operating System Interface based on uniX (https://en.wikipedia.org/wiki/POSIX_terminal_interface for more details)

Power Of Two (could be linked to Graphics, like in OpenGL textures)

Pixel Processor, used to execute Fragment Shaders (3D IP/IC specific)

Process File System (See <https://en.wikipedia.org/wiki/Procfs> for more details)

Power State Coordination Interface

Programmable Voltage Detector

Pulse Width Modulation

Random Access Memory

Reset and Clock Control

Register map (Linux registers map abstraction API)

Return Materials Authorization

Random Number Generator

Read Only

Read Only Memory

Real Time Clock

Real Time Operating System

Receive

Serial Audio Interface

Serial clock line

Secure digital

Serial DATA line

Secure digital input/output

SDIO is an SD-size card with extended input/output functions

Software development kit

Serial device bus

Secure Hash Algorithm

Single-Level Cell is a kind of NAND flash

Secure Monitor Call

System Management Bus

symetric multiprocessing

stm32mp1, sti

System-On-Module

Start Of Transmission (MIPI[®] Alliance DSI standard)

Sony/Philips Digital Interface Format

Secure Payload minimal

Serial Peripheral Interface

Secondary Program Loader, *Also known as **U-Boot SPL***

Second Stage Boot Loader

System Time Generator

System Trace Module

System Trace Protocol (MIPI[®] Alliance standard specifying the protocol to carry above system traces)

Secure Secret Provisioning

System Configuration

System File System (See <https://en.wikipedia.org/wiki/Sysfs> for more details)

System Tick

Serial Wire Debug

Trusted Application

Trusted Application Function

Tamper

Test Byte Generator, part of DSI, used to generate - on CPU demand - a stream of byte to the DSI D-PHY.
The goal is to perform basic DSI D-PHY lane check

Trusted Computing Group

Tightly Coupled Memory

Triple Data Encryption Standard

Trusted Execution Environment

terminal input output structure

Trusted Firmware for Arm Cortex-A

Trivial File Transfer Protocol

Trusted Platform Module

Transducer Equalizer

TPM Software Stack

TeleTYpewriter

Test Video Generator, part of DSI, used to generate a video stream automatically (for verification and validation task)

Transmit

Trust Zone

TrustZone address space Controller for DDR

Universal Asynchronous Receiver/Transmitter

USB Device Controller

User Interface

User-space Mode Setting

The letters "µC" are for "microcontroller", the name is pronounced "you-see-Linux" (<http://www.uclinux.org/>)

uniprocessor

Universal Synchronous/Asynchronous Receiver/Transmitter

USB Host (STM32 specific)

USB port or connector

USB port or connector

USB 2.0 Transceiver Macrocell Interface

Video 4 Linux version 2

voltage reference buffer (STM32 specific)

technology for wireless local area networking with devices based on the IEEE 802.11 standards

Execute In Place. Method of executing programs directly from long term storage rather than copying it into RAM (linked to NOR Flash).

Protocol specifying a way to define OST frame boundary and to support trace activation using uart channel.

Yet Another V4L2 Test Application (V4L2 standard)