



FMC internal peripheral



# FMC internal peripheral

Stable: 16.09.2019 - 13:01 / Revision: 16.09.2019 - 13:01

## Contents

1 Article purpose .....	2
2 Peripheral overview .....	2
<b>2.1 Features</b> .....	<b>3</b>
<b>2.2 Security support</b> .....	<b>3</b>
3 Peripheral usage and associated software .....	3
<b>3.1 Boot time</b> .....	<b>3</b>
<b>3.2 Runtime</b> .....	<b>3</b>
3.2.1 Overview .....	3
3.2.2 Software frameworks .....	3
3.2.3 Peripheral configuration .....	4
3.2.4 Peripheral assignment .....	4
4 How to go further .....	5
5 References .....	5

## 1 Article purpose

The purpose of this article is to

- briefly introduce the FMC peripheral and its main features
- indicate the level of security supported by this hardware block
- explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
- explain, when needed, how to configure the FMC peripheral.

## 2 Peripheral overview

The **FMC** peripheral is used to interface an STM32 MPU with SLC 8-bit or 16-bit NAND Flash memory devices.

The **FMC** NAND controller supports:

- Programmable error correction capability (ECC) using BCH8 code, BCH4 code or Hamming code
- Programmable page size of 2048, 4096 and 8192 bytes
- Programmable memory timings
- Multiple dice per package.



## 2.1 Features

Refer to [STM32MP15 reference manuals](#) for the complete list of features, and to the software components, introduced below, to know which features are really implemented.

## 2.2 Security support

The FMC is a **non-secure** peripheral.

# 3 Peripheral usage and associated software

## 3.1 Boot time

FMC instance is boot device that support serial boot for Flash programming with [STM32CubeProgrammer](#).

## 3.2 Runtime

### 3.2.1 Overview

The FMC instance can be allocated to the Arm<sup>®</sup> Cortex<sup>®</sup>-A7 non-secure core to be controlled in Linux<sup>®</sup> by the MTD framework

Chapter #Peripheral assignment describes which instance can be assigned to which context.

### 3.2.2 Software frameworks

Do	Peri	Software frameworks			Comment
main Cortex -A7 non-secure (OPEE)	Cortex-A7 non-secure (Linux)	Cortex-M4 (STM32Cube)			
Mass	F				





Do ma in s st or a g e	Per iph era l	Runtime allocation				Comme nt
		FMC				

## 4 How to go further

---

## 5 References

---

Microprocessor Unit

Single-Level Cell is a kind of NAND flash

Flash memories combine high density and cost effectiveness of EPROMs with the electrical erasability of EEPROMs. For this reason, the Flash memory market is one of the most exciting areas of the semiconductor industry today and new applications requiring in system reprogramming, such as cellular telephones, automotive engine management systems, hard disk drives, PC BIOS software for Plug & Play, digital TV, set top boxes, fax and other modems, PC cards and multimedia CD-ROMs, offer the prospect of very high volume demand.

Elliptic curve cryptography

Error Correction Capability

Open Portable Trusted Execution Environment