ADC internal peripheral

Stable: 12.03.2020 - 13:05 / Revision: 12.02.2020 - 16:31

I am here to prevent the first-page-empty bug!

1 Article purpose

The purpose of this article is to

  • briefly introduce the ADC peripheral and its main features
  • indicate the level of security supported by this hardware block
  • explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components
  • explain how to configure the ADC peripheral.

2 Peripheral overview

The STM32 ADC is a successive approximation analog-to-digital converter.

2.1 Features

The STM32MP15 has one ADC block with two physical ADCs:

  • Configurable resolution: 8, 10, 12, 14, 16 bits.
  • Each ADC has up to 20 multiplexed channels (including 6 internal channels connected only to ADC2).
  • The conversions can be performed in single, continuous, scan or discontinuous mode.
  • The result can be read in a left- or right-aligned 32-bit data register by using CPU or DMA[1].
  • The analog watchdog feature allows the application to detect if the input voltage goes beyond the user-defined, high or low thresholds.
  • A common input clock for the two ADCs, which can be selected between 2 different clock[2] sources (Synchronous or Asynchronous clock).
  • The common reference voltage can be provided by either VREFBUF[3] or any other external regulator[4] wired to VREF+ pin.

Each ADC supports two contexts to manage conversions:

  • Regular conversions can be done in sequence, running in background
  • Injected conversions have higher priority, and so have the ability to interrupt the regular sequence (either triggered in SW or HW). The regular sequence is resumed, in case it has been interrupted.
  • Each context has its own configurable sequence and trigger: software, TIM[5], LPTIM[6] and EXTI[7].

Refer to STM32MP15 reference manuals for the complete features list, and to the software components, introduced below, to know which features are really implemented.

2.2 Security support

The ADC is a non-secure peripheral.

3 Peripheral usage and associated software

3.1 Boot time

The ADC is usually not used at boot time. But it may be used by the SSBL (see Boot chains overview), to check for power supplies for example.

3.2 Runtime

3.2.1 Overview

The ADC can be allocated to:

  • the Arm®Cortex®-A7 non-secure core to be used under Linux® with IIO framework.

or

  • the Arm®Cortex®-M4 to be used with STM32Cube MPU Package with ADC HAL driver.

The Peripheral assignment chapter describes which peripheral instance can be assigned to which context.

3.2.2 Software frameworks

Internal peripherals software table template

| Analog
| ADC
| 
| IIO framework
| STM32Cube ADC driver
|
|-
|}

3.2.3 Peripheral configuration

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration by itself can be performed via the STM32CubeMX tool for all internal peripherals. It can then be manually completed (especially for external peripherals) according to the information given in the corresponding software framework article.

For the Linux kernel configuration, please refer to ADC device tree configuration and ADC Linux driver articles.

3.2.4 Peripheral assignment

Internal peripherals assignment table template

| rowspan="1" | Analog
| rowspan="1" | ADC
| ADC
| 
| 
| 
| Assignment (single choice)
|-
|}

4 How to go further

See application notes:

  • How to get the best ADC accuracy in STM32[8].
  • Getting started with STM32MP15 Series hardware development (AN5031)[9].
    It deals with analog domain power supply and reference voltage.

5 References




IMPORTANT NOTICE – READ CAREFULLY
STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.