Difference between revisions of "DMAMUX internal peripheral"

[quality revision] [quality revision]
m (Article purpose)
m
 
Applicable for STM32MP13x lines, STM32MP15x lines

1 Article purpose[edit]

The purpose of this article is to:

  • briefly introduce the DMAMUX peripheral and its main features
  • indicate the level of security supported by this hardware block
  • explain how each instance can be allocated to the runtime contexts and linked to the corresponding software components
  • explain, when necessary, how to configure the DMAMUX peripheral.

2 Peripheral overview[edit]

The DMAMUX peripheral is used to perform requestor line (or device controller) selection for each channel from DMA instances:

  • In STM32MP13x lines Warning.png there is a first DMAMUX instance to cover both DMA1 and DMA2, and second DMAMUX instance to cover DMA3.
  • In STM32MP15x lines More info.png there is a single DMAMUX instance to cover both DMA1 and DMA2.

2.1 Features[edit]

Refer to STM32MP13 reference manuals or STM32MP15 reference manuals for the complete feature list and to the software components, introduced below, to see which features are implemented.

2.2 Security support[edit]

2.2.1 On STM32MP13x lines Warning.png[edit]

The DMAMUX1 is a non-secure peripheral. The DMAMUX2 is a secure peripheral.

2.2.2 On STM32MP15x lines More info.png[edit]

The DMAMUX is a non secure peripheral.

3 Peripheral usage and associated software[edit]

3.1 Boot time[edit]

The DMAMUX is not used at boot time.

3.2 Runtime[edit]

3.2.1 Overview[edit]

3.2.1.1 On STM32MP13x lines Warning.png[edit]

The DMAMUX1 manages DMA1 and DMA2 requestor line selection, so it can be assigned to the Arm® Cortex®-A7 non-secure context to be controlled in Linux® by the dmaengine framework. The DMAMUX2 manages DMA3 requestor line selection, so it can be assigned to the Arm® Cortex®-A7 secure context to be controlled by a DMAMUX OP-TEE driver, not supported yet by OpenSTLinux.

3.2.1.2 On STM32MP15x lines More info.png[edit]

The DMAMUX manages DMA1 and DMA2 requestor line selection via different registers so it is possible to concurrently access to DMAMUX from Cortex®-A7 non-secure and Cortex®-M4 contexts, as far as each core is only configuring the requestor lines for the DMA instances (DMA1 and/or DMA2) assigned to itself.

Finally, DMAMUX can be allocated to:

  • the Arm® Cortex®-A7 non-secure core to be controlled in Linux® by the dmaengine framework

or

  • the Arm® Cortex®-M4 to be controlled in STM32Cube MPU Package by the DMA HAL driver

3.2.2 Software frameworks[edit]

3.2.2.1 On STM32MP13x lines Warning.png[edit]
Domain Peripheral Software components Comment
OP-TEE Linux
Core/DMA DMAMUX OP-TEE DMAMUX driver Linux dmaengine framework
3.2.2.2 On STM32MP15x lines More info.png[edit]

Internal peripherals software table template

|
Domain Peripheral Software components Comment
OP-TEE Linux STM32Cube
Core/DMA
| DMAMUX | | Linux dmaengine framework | STM32Cube DMAMUX driver | |- |}
DMAMUX Linux dmaengine framework STM32Cube DMAMUX driver

3.2.3 Peripheral configuration[edit]

The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration can be done alone via the STM32CubeMX tool for all internal peripherals, and then manually completed (particularly for external peripherals), according to the information given in the corresponding software framework article.

3.2.4 Peripheral assignment[edit]

3.2.4.1 On STM32MP13x lines Warning.png[edit]

Click on the right to expand the legend...

STM32MP13IPsOverview.png

Check boxes illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

  • means that the peripheral can be assigned () to the given runtime context.
  • means that the peripheral can be assigned to the given runtime context, but this configuration is not supported in STM32 MPU Embedded Software distribution.
  • is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to How to assign an internal peripheral to a runtime context for more information on how to assign peripherals manually or via STM32CubeMX.
The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possiblities might be described in STM32MP13 reference manuals.

Domain Peripheral Runtime allocation Comment
Instance Cortex-A7
secure
(OP-TEE)
Cortex-A7
non-secure
(Linux)
Core/DMA DMAMUX DMAMUX1 Assignment (single choice)
DMAMUX2 Assignment (single choice)
3.2.4.2 On STM32MP15x lines More info.png[edit]
Internal peripherals assignment table template
| rowspan="1" | Core/DMA
| rowspan="1" | DMAMUX
| DMAMUX
|
| 
| 
| Shareable (multiple choices supported)
|-

|}

Click on the right to expand the legend...

STM32MP15 internal peripherals

Check boxes illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:

  • means that the peripheral can be assigned () to the given runtime context.
  • means that the peripheral can be assigned to the given runtime context, but this configuration is not supported in STM32 MPU Embedded Software distribution.
  • is used for system peripherals that cannot be unchecked because they are statically connected in the device.

Refer to How to assign an internal peripheral to a runtime context for more information on how to assign peripherals manually or via STM32CubeMX.
The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possiblities might be described in STM32MP15 reference manuals.

Domain Peripheral Runtime allocation Comment
Instance Cortex-A7
secure
(OP-TEE)
Cortex-A7
non-secure
(Linux)
Cortex-M4

(STM32Cube)
Core/DMA DMAMUX DMAMUX Shareable (multiple choices supported)


<noinclude>{{ApplicableFor
|MPUs list=STM32MP13x, STM32MP15x
|MPUs checklist=STM32MP13x,STM32MP15x
}}</noinclude>

==Article purpose==
The purpose of this article is to:
* briefly introduce the DMAMUX peripheral and its main features
* indicate the level of security supported by this hardware block
* explain how each instance can be allocated to the runtime contexts and linked to the corresponding software components
* explain, when necessary, how to configure the DMAMUX peripheral.

==Peripheral overview==
The '''DMAMUX''' peripheral is used to perform requestor line (or device controller) selection for each channel from [[DMA internal peripheral|DMA]] instances:
* In {{MicroprocessorDevice | device=13}} there is a first DMAMUX instance to cover both DMA1 and DMA2, and second DMAMUX instance to cover DMA3.
* In {{MicroprocessorDevice | device=15}} there is a single DMAMUX instance to cover both DMA1 and DMA2.

===Features===
Refer to [[STM32MP13 resources#Reference manuals|STM32MP13 reference manuals]] or [[STM32MP15 resources#Reference manuals|STM32MP15 reference manuals]] for the complete feature list and to the software components, introduced below, to see which features are implemented.

===Security support===
===== On {{MicroprocessorDevice | device=13}} =====
The DMAMUX1 is a '''non-secure''' peripheral.
The DMAMUX2 is a '''secure''' peripheral.
===== On {{MicroprocessorDevice | device=15}} =====
The DMAMUX is a '''non secure''' peripheral.

==Peripheral usage and associated software==
===Boot time===
The DMAMUX is not used at boot time.

===Runtime===
====Overview====
===== On {{MicroprocessorDevice | device=13}} =====
The DMAMUX1 manages DMA1 and DMA2 requestor line selection, so it can be assigned to the Arm<sup>&reg;</sup> Cortex<sup>&reg;</sup>-A7 non-secure context to be controlled in Linux<sup>&reg;</sup> by the [[Dmaengine overview|dmaengine]] framework.
The DMAMUX2 manages DMA3 requestor line selection, so it can be assigned to the Arm<sup>&reg;</sup> Cortex<sup>&reg;</sup>-A7 secure context to be controlled by a DMAMUX [[OP-TEE overview|OP-TEE]] driver, not supported yet by OpenSTLinux.
===== On {{MicroprocessorDevice | device=15}} =====
The DMAMUX manages DMA1 and DMA2 requestor line selection via different registers so it is possible to concurrently access to DMAMUX from Cortex<sup>&reg;</sup>-A7 non-secure and Cortex<sup>&reg;</sup>-M4 contexts, as far as each core is only configuring the requestor lines for the [[DMA internal peripheral|DMA]] instances (DMA1 and/or DMA2) assigned to itself.<br />


Finally, DMAMUX can be allocated to:
* the Arm<sup>&reg;</sup> Cortex<sup>&reg;</sup>-A7 non-secure core to be controlled in Linux<sup>&reg;</sup> by the [[Dmaengine overview|dmaengine]] framework
or
* the Arm<sup>&reg;</sup> Cortex<sup>&reg;</sup>-M4 to be controlled in STM32Cube MPU Package by the [[STM32CubeMP1 architecture|DMA HAL driver]]

====Software frameworks====
===== On {{MicroprocessorDevice | device=13}} =====
{{:STM32MP13 internal_peripherals_software_table_template}}
 | Core/DMA
 | [[DMAMUX internal peripheral|DMAMUX]]
 | [[OP-TEE_overview|OP-TEE DMAMUX driver]]
 | [[Dmaengine overview|Linux dmaengine framework]]
 |
 |-
 |}
===== On {{MicroprocessorDevice | device=15}} =====
{{:Internal_STM32MP15_internal_peripherals_software_table_template}}
 | Core/DMA
 | [[DMAMUX internal peripheral|DMAMUX]]
 | 
 | [[Dmaengine overview|Linux dmaengine framework]]
 | [[STM32CubeMP1 architecture|STM32Cube DMAMUX driver]]
 |
 |-
 |}

====Peripheral configuration====
The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration can be done alone via the [[STM32CubeMX]] tool for all internal peripherals, and then manually completed (particularly for external peripherals), according to the information given in the corresponding software framework article.

====Peripheral assignment====
===== On {{MicroprocessorDevice | device=13}} =====
{{:STM32MP13 internal_peripherals_assignment_table_template}}<section begin=stm32mp13 />

 | rowspan="2" | Core/DMA
 | rowspan="2" | [[DMAMUX internal peripheral|DMAMUX]]
 | DMAMUX1
 |
 | <span title="assignable peripheral" style="font-size:21px"></span>

 | Assignment (single choice)
 |-
 | DMAMUX2
 | <span title="assignable peripheral but not supported" style="font-size:21px"></span>

 |
 | Assignment (single choice)
 |-<section end=stm32mp13 />

|}
===== On {{MicroprocessorDevice | device=15}} =====
{{:Internal_STM32MP15_internal_peripherals_assignment_table_template}}<section begin=stm32mp15 />

 | rowspan="1" | Core/DMA
 | rowspan="1" | [[DMAMUX internal peripheral|DMAMUX]]
 | DMAMUX
 |
 | <span title="assignable peripheral" style="font-size:21px"></span>

 | <span title="assignable peripheral" style="font-size:21px"></span>

 | Shareable (multiple choices supported)
 |-<section end=stm32mp15 />

 |}
<noinclude>

[[Category:DMA peripherals]]
{{PublicationRequestId | 9110 | 2018-10-10 | AlainF}}
{{ArticleBasedOnModel| Internal peripheral article model}}</noinclude>
Line 53: Line 53:
 
  |}
 
  |}
 
===== On {{MicroprocessorDevice | device=15}} =====
 
===== On {{MicroprocessorDevice | device=15}} =====
{{:Internal_peripherals_software_table_template}}
+
{{:STM32MP15_internal_peripherals_software_table_template}}
 
  | Core/DMA
 
  | Core/DMA
 
  | [[DMAMUX internal peripheral|DMAMUX]]
 
  | [[DMAMUX internal peripheral|DMAMUX]]
Line 85: Line 85:
 
|}
 
|}
 
===== On {{MicroprocessorDevice | device=15}} =====
 
===== On {{MicroprocessorDevice | device=15}} =====
{{:Internal_peripherals_assignment_table_template}}
+
{{:STM32MP15_internal_peripherals_assignment_table_template}}
 
<section begin=stm32mp15 />
 
<section begin=stm32mp15 />
 
  | rowspan="1" | Core/DMA
 
  | rowspan="1" | Core/DMA