Revision history of "DDRCTRL and DDRPHYC device tree configuration"

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

(newest | oldest) View (newer 50 | ) (20 | 50 | 100 | 250 | 500)
  • (cur | prev) 09:19, 25 September 2020 m . . (15,296 bytes) (-3)

    [Reviewed: 09:21, 25 September 2020 | | [Expert: Aproved, Technical writer: Approved, Maintainer: Approved]]

  • (cur | prev) 16:12, 27 April 2020 m . . (15,299 bytes) (-1) . . (→ Simple example)

    [Reviewed: 13:30, 12 May 2020 | | [Expert: Aproved, Technical writer: Approved, Maintainer: Approved]]

  • (cur | prev) 15:42, 6 March 2020 . . (14,184 bytes) (+126) . . (add ref to AN5168)

    [Reviewed: 15:31, 9 March 2020 | | [Expert: Aproved, Technical writer: Approved, Maintainer: Approved]]

  • (cur | prev) 09:55, 11 February 2020 m . . (14,058 bytes) (0) . . (SSBL => FSBL)

    [Reviewed: 10:03, 11 February 2020 | | [Expert: Aproved, Technical writer: Approved, Maintainer: Approved]]

(newest | oldest) View (newer 50 | ) (20 | 50 | 100 | 250 | 500)