Approved version. Approved on: 13:48, 22 January 2020
Difference between revisions of "STM32MP15 peripherals overview"
| [quality revision] | [quality revision] |
|
m
|
m
|
This article lists all internal peripherals embedded in STM32MP15 device and shows the assignment possibilities to the runtime contexts for each one of them.
Via this article, you can also access to individual peripheral articles in which information related to the overview and configuration can be found.
1 Internal peripherals overview[edit]
The figure below shows all peripherals embedded in STM32MP15 device, grouped per functional domains that are reused in many places of this wiki to structure the articles.
Several runtime contexts exist on STM32MP15 device[1], corresponding to the different Arm cores and associated security modes:
- Arm dual core Cortex-A7 secure (Trustzone), running a Secure Monitor or Secure OS like OP-TEE
- Arm dual core Cortex-A7 non secure , running Linux
- Arm Cortex-M4 (non-secure), running STM32Cube
Some peripherals can be strictly assigned to one runtime context: this is the case for most of the peripherals, like USART or I2C.
Other ones can be shared between several runtime contexts: this is the case for system peripherals, like PWR or RCC.
The legend below shows how assigned and shared peripherals are identified in the assignment diagram that follows:
Both the diagram below and the following summary table (in Internal peripherals assignment chapter below) are clickable in order to jump to each peripheral overview articles and get more detailed information (like software frameworks used to control them). They list STMicroelectronics recommendations. The STM32MP15 reference manual [2] may expose more possibilities than what is shown here.
STM32MP1 internal peripherals overview
2 Internal peripherals assignment[edit]
Check boxes illustrate the possible peripheral allocations supported by STM32 MPU Embedded Software:
- ☐ means that the peripheral can be assigned (☑) to the given runtime context.
- ✓ is used for system peripherals that cannot be unchecked because they are statically connected in the device.
Refer to How to assign an internal peripheral to a runtime context for more information on how to assign peripherals manually or via STM32CubeMX.
The present chapter describes STMicroelectronics recommendations or choice of implementation. Additional possiblities might be described in STM32MP15 reference manuals.
| Domain | Peripheral | Runtime allocation | Comment | |||
|---|---|---|---|---|---|---|
| Instance |
Cortex-A7 secure (OP-TEE) |
Cortex-A7 non-secure (Linux) |
Cortex-M4 (STM32Cube) |
|||
| Analog | ADC | ADC | ☐ | ☐ | Assignment (single choice) | |
| Analog | DAC | DAC | ☐ | ☐ | Assignment (single choice) | |
| Analog | DFSDM | DFSDM | ☐ | ☐ | Assignment (single choice) | |
| Analog | VREFBUF | VREFBUF | ☐ | Assignment (single choice) | ||
| Audio | SAI | SAI1 | ☐ | ☐ | Assignment (single choice) | |
| SAI2 | ☐ | ☐ | Assignment (single choice) | |||
| SAI3 | ☐ | ☐ | Assignment (single choice) | |||
| SAI4 | ☐ | ☐ | Assignment (single choice) | |||
| Audio | SPDIFRX | SPDIFRX | ☐ | ☐ | Assignment (single choice) | |
| Coprocessor | IPCC | IPCC | ☑ | ☑ | Shared (none or both) | |
| Coprocessor | HSEM | HSEM | ✓ | ✓ | ✓ | |
| Core | RTC | RTC | ✓ | ✓ | RTC is mandatory to resynchronize STGEN after exiting low-power modes. | |
| Core | STGEN | STGEN | ✓ | ✓ | ||
| Core | SYSCFG | SYSCFG | ✓ | ✓ | ||
| Core/DMA | DMA | DMA1 | ☐ | ☐ | Assignment (single choice) | |
| DMA2 | ☐ | ☐ | Assignment (single choice) | |||
| Core/DMA | DMAMUX | DMAMUX | ☐ | ☐ | Shareable (multiple choices supported) | |
| Core/DMA | MDMA | MDMA | ☐ | ☐ | Shareable (multiple choices supported) | |
| Core/Interrupts | EXTI | EXTI | ☐ | ☐ | Shareable (multiple choices supported) | |
| Core/Interrupts | GIC | GIC | ✓ | ✓ | ||
| Core/Interrupts | NVIC | NVIC | ✓ | |||
| Core/IOs | GPIO | GPIOA (16 pins) | ☐ | ☐ | Shareable (with pin granularity) | |
| GPIOB (16 pins) | ☐ | ☐ | Shareable (with pin granularity) | |||
| GPIOC (16 pins) | ☐ | ☐ | Shareable (with pin granularity) | |||
| GPIOD (16 pins) | ☐ | ☐ | Shareable (with pin granularity) | |||
| GPIOE (16 pins) | ☐ | ☐ | Shareable (with pin granularity) | |||
| GPIOF (16 pins) | ☐ | ☐ | Shareable (with pin granularity) | |||
| GPIOG (16 pins) | ☐ | ☐ | Shareable (with pin granularity) | |||
| GPIOH (16 pins) | ☐ | ☐ | Shareable (with pin granularity) | |||
| GPIOI (16 pins) | ☐ | ☐ | Shareable (with pin granularity) | |||
| GPIOJ (16 pins) | ☐ | ☐ | Shareable (with pin granularity) | |||
| GPIOK (8 pins) | ☐ | ☐ | Shareable (with pin granularity) | |||
| GPIOZ (8 pins) | ☐ | ☐ | ☐ | Shareable (with pin granularity) | ||
| Core/RAM | BKPSRAM | BKPSRAM | ☐ | ☐ | Assignment (single choice) | |
| Core/RAM | DDR via DDRCTRL | DDR | ✓ | ✓ | ||
| Core/RAM | MCU SRAM | SRAM1 | ☐ | ☐ | ☐ | Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4) |
| SRAM2 | ☐ | ☐ | ☐ | Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4) |
||
| SRAM3 | ☐ | ☐ | ☐ | Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4) |
||
| SRAM4 | ☐ | ☐ | ☐ | Assignment (between A7 S and A7 NS / M4) Shareable (between A7 NS and M4) |
||
| Core/RAM | RETRAM | RETRAM | ☐ | ☐ | ☐ | Assignment (single choice) |
| Core/RAM | SYSRAM | SYSRAM | ☐ | ☐ | Shareable (multiple choices supported) | |
| Core/Timers | LPTIM | LPTIM1 | ☐ | ☐ | Assignment (single choice) | |
| LPTIM2 | ☐ | ☐ | Assignment (single choice) | |||
| LPTIM3 | ☐ | ☐ | Assignment (single choice) | |||
| LPTIM4 | ☐ | ☐ | Assignment (single choice) | |||
| LPTIM5 | ☐ | ☐ | Assignment (single choice) | |||
| Core/Timers | TIM | TIM1 (APB2 group) | ☐ | ☐ | Assignment (single choice) | |
| TIM2 (APB1 group) | ☐ | ☐ | Assignment (single choice) | |||
| TIM3 (APB1 group) | ☐ | ☐ | Assignment (single choice) | |||
| TIM4 (APB1 group) | ☐ | ☐ | Assignment (single choice) | |||
| TIM5 (APB1 group) | ☐ | ☐ | Assignment (single choice) | |||
| TIM6 (APB1 group) | ☐ | ☐ | Assignment (single choice) | |||
| TIM7 (APB1 group) | ☐ | ☐ | Assignment (single choice) | |||
| TIM8 (APB2 group) | ☐ | ☐ | Assignment (single choice) | |||
| TIM12 (APB1 group) | ☐ | ☐ | ☐ | Assignment (single choice) | ||
| TIM13 (APB1 group) | ☐ | ☐ | Assignment (single choice) | |||
| TIM14 (APB1 group) | ☐ | ☐ | Assignment (single choice) | |||
| TIM15 (APB2 group) | ☐ | ☐ | ☐ | Assignment (single choice) | ||
| TIM16 (APB2 group) | ☐ | ☐ | Assignment (single choice) | |||
| TIM17 (APB2 group) | ☐ | ☐ | Assignment (single choice) | |||
| Core/Watchdog | IWDG | IWDG1 | ☐ | |||
| IWDG2 | ☐ | ☐ | Shared (none or both):
|
|||
| Core/Watchdog | WWDG | WWDG | ☐ | |||
| High speed interface | OTG (USB OTG) | OTG (USB OTG) | ☐ | |||
| High speed interface | USBH (USB Host) | USBH (USB Host) | ☐ | |||
| High speed interface | USBPHYC (USB HS PHY controller) | USBPHYC (USB HS PHY controller) | ☐ | |||
| Low speed interface | I2C | I2C1 | ☐ | ☐ | Assignment (single choice) | |
| I2C2 | ☐ | ☐ | Assignment (single choice) | |||
| I2C3 | ☐ | ☐ | Assignment (single choice) | |||
| I2C4 | ☐ | ☐ | Assignment (single choice). Used for PMIC control on ST boards. |
|||
| I2C5 | ☐ | ☐ | Assignment (single choice) | |||
| I2C6 | ☐ | ☐ | Assignment (single choice) | |||
| Low speed interface | SPI | SPI2S1 | ☐ | ☐ | Assignment (single choice) | |
| SPI2S2 | ☐ | ☐ | Assignment (single choice) | |||
| SPI2S3 | ☐ | ☐ | Assignment (single choice) | |||
| SPI4 | ☐ | ☐ | Assignment (single choice) | |||
| SPI5 | ☐ | ☐ | Assignment (single choice) | |||
| SPI6 | ☐ | ☐ | Assignment (single choice) | |||
| Low speed interface | USART | USART1 | ☐ | ☐ | Assignment (single choice) | |
| USART2 | ☐ | ☐ | Assignment (single choice) | |||
| USART3 | ☐ | ☐ | Assignment (single choice) | |||
| UART4 | ☐ | ☐ | Assignment (single choice). Used for Linux® serial console on ST boards. |
|||
| UART5 | ☐ | ☐ | Assignment (single choice) | |||
| USART6 | ☐ | ☐ | Assignment (single choice) | |||
| UART7 | ☐ | ☐ | Assignment (single choice) | |||
| UART8 | ☐ | ☐ | Assignment (single choice) | |||
| Mass storage | FMC | FMC | ☐ | |||
| Mass storage | QUADSPI | QUADSPI | ☐ | ☐ | Assignment (single choice) | |
| Mass storage | SDMMC | SDMMC1 | ☐ | |||
| SDMMC2 | ☐ | |||||
| SDMMC3 | ☐ | ☐ | Assignment (single choice) | |||
| Networking | ETH | ETH | ☐ | Assignment (single choice) | ||
| Networking | FDCAN | FDCAN1 | ☐ | ☐ | Assignment (single choice) | |
| FDCAN2 | ☐ | ☐ | Assignment (single choice) | |||
| Power & Thermal | DTS | DTS | ☐ | |||
| Power & Thermal | PWR | PWR | ✓ | ✓ | ✓ | |
| Power & Thermal | RCC | RCC | ✓ | ✓ | ✓ | |
| Security | BSEC | BSEC | ✓ | ✓ | ||
| Security | CRC | CRC1 | ☐ | |||
| CRC2 | ☐ | |||||
| Security | CRYP | CRYP1 | ☐ | ☐ | Assignment (single choice) | |
| CRYP2 | ☐ | |||||
| Security | ETZPC | ETZPC | ✓ | ✓ | ✓ | |
| Security | HASH | HASH1 | ☐ | ☐ | Assignment (single choice) | |
| HASH2 | ☐ | |||||
| Security | RNG | RNG1 | ☐ | ☐ | Assignment (single choice) | |
| RNG2 | ☐ | |||||
| Security | TZC | TZC | ✓ | |||
| Security | TAMP | TAMP | ✓ | ✓ | ||
| Trace & Debug | DBGMCU | DBGMCU | No assignment | |||
| Trace & Debug | HDP | HDP | ☐ | |||
| Trace & Debug | STM | STM | ☐ | |||
| Visual | CEC | CEC | ☐ | ☐ | Assignment (single choice) | |
| Visual | DCMI | DCMI | ☐ | ☐ | Assignment (single choice) | |
| Visual | DSI | DSI | ☐ | |||
| Visual | GPU | GPU | ☐ | |||
| Visual | LTDC | LTDC | ☐ | |||
3 References[edit]
This article lists all internal peripherals embedded in STM32MP15 device and shows the assignment possibilities to the runtime contexts for each one of them.<br> Via this article, you can also access to individual peripheral articles in which information related to the overview and configuration can be found. ==Internal peripherals overview== The figure below shows all '''peripherals''' embedded in STM32MP15 device, grouped per '''functional domains''' that are reused in many places of this wiki to structure the articles. <br /> Several '''runtime contexts''' exist on STM32MP15 device<ref name="STM32MPU multiple cores">[[Getting started with STM32 MPU devices#Multiple-core architecture concepts]]</ref>, corresponding to the different '''Arm cores and associated security modes''': * <span style="color:#FFFFFF; background:#D4007A{{STPink}};"> Arm dual core Cortex-A7 secure </span> (Trustzone), running a Secure Monitor or Secure OS like [[OP-TEE overview|OP-TEE]] * <span style="color:#FFFFFF; background:#002052{{STDarkBlue}};"> Arm dual core Cortex-A7 non secure </span>, running [[STM32MP15 Linux kernel overview|Linux]] * <span style="color:#FFFFFF; background:#39A9DC{{STLightBlue}};"> Arm Cortex-M4 </span> (non-secure), running [[STM32CubeMP1 architecture|STM32Cube]]<br /> Some peripherals can be strictly '''assigned''' to one runtime context: this is the case for most of the peripherals, like [[USART internal peripheral|USART]] or [[I2C internal peripheral|I2C]].<br /> Other ones can be '''shared''' between several runtime contexts: this is the case for system peripherals, like [[PWR internal peripheral|PWR]] or [[RCC internal peripheral|RCC]].<br /> The legend below shows how assigned and shared peripherals are identified in the assignment diagram that follows:<br /><br /> [[File: STM32MP1IPsOverview legend.png]]<br /><br /> Both the diagram below and the following summary table (in [[#Internal peripherals assignment|Internal peripherals assignment]] chapter below) are clickable in order to jump to each peripheral overview articles and get more detailed information (like software frameworks used to control them). They list STMicroelectronics recommendations. The STM32MP15 reference manual <ref>[[STM32MP15 resources#Reference manuals|STM32MP15 reference manuals]]</ref> may expose more possibilities than what is shown here. {{ ImageMap| Image:STM32MP1IPsOverview.png {{!}} frame {{!}} center{{!}} STM32MP1 internal peripherals overview rect 18 113 103 141[[STGEN internal peripheral | STGEN]] rect 18 146 103 175[[SYSCFG internal peripheral | SYSCFG]] rect 18 181 103 208[[RTC internal peripheral | RTC]] rect 123 113 206 141[[EXTI internal peripheral | EXTI]] rect 123 146 206 175[[GIC internal peripheral | GIC]] rect 123 181 206 208[[NVIC internal peripheral | NVIC]] rect 228 113 312 141[[IWDG internal peripheral | IWDG]] rect 228 146 312 175[[IWDG internal peripheral | IWDG]] rect 228 181 312 208[[WWDG internal peripheral | WWDG]] rect 333 146 416 175[[DMA internal peripheral | DMA]] rect 465 146 550 175[[DMA internal peripheral | DMA]] rect 400 113 484 141[[DMAMUX internal peripheral | DMAMUX]] rect 400 181 484 208[[MDMA internal peripheral | MDMA]] rect 29 244 114 271[[SYSRAM internal memory | SYSRAM]] rect 121 244 206 271[[DDRCTRL and DDRPHYC internal peripherals| DDR via DDR CTRL]] rect 215 244 298 271[[BKPSRAM internal memory| BKPSRAM]] rect 307 244 390 271[[MCU SRAM internal memory | MCU SRAM]] rect 400 244 484 271[[MCU SRAM internal memory | MCU SRAM]] rect 493 244 576 271[[RETRAM internal memory| RETRAM]] rect 28 306 112 333[[TIM internal peripheral | TIM]] rect 122 306 205 333[[TIM internal peripheral | TIM]] rect 214 306 298 333[[LPTIM internal peripheral | LPTIM]] rect 400 306 484 333[[GPIO internal peripheral | GPIO]] rect 492 306 577 333[[GPIO internal peripheral | GPIO]] rect 354 41 438 68 [[IPCC internal peripheral | IPCC]] rect 447 41 531 68 [[HSEM internal peripheral | HSEM]] rect 13 418 97 444 [[RCC internal peripheral | RCC]] rect 13 450 97 478 [[PWR internal peripheral | PWR]] rect 13 484 97 512 [[DTS internal peripheral | DTS]] rect 112 418 195 444 [[DBGMCU internal peripheral | DBGMCU]] rect 112 450 195 478 [[HDP internal peripheral | HDP]] rect 112 484 195 512 [[STM internal peripheral | STM]] rect 215 384 299 411 [[BSEC internal peripheral | BSEC]] rect 215 418 299 444 [[QUADSPI internal peripheral | QUADSPI]] rect 215 450 299 478 [[FMC internal peripheral | FMC]] rect 214 484 299 512 [[SDMMC internal peripheral | SDMMC]] rect 412 485 497 512 [[FDCAN internal peripheral | FDCAN]] rect 501 485 585 512 [[ETH internal peripheral | ETH]] rect 316 384 401 412 [[SDMMC internal peripheral | SDMMC]] rect 316 418 401 445 [[USBH internal peripheral | USBH]] rect 316 451 401 479 [[OTG internal peripheral | OTG]] rect 316 484 401 511 [[USBPHYC internal peripheral | USBPHYC]] rect 413 369 497 396 [[USART internal peripheral | USART]] rect 413 402 497 430[[USART internal peripheral | USART]] rect 502 369 586 396 [[USART internal peripheral | USART]] rect 413 437 497 463 [[I2C internal peripheral | I2C]] rect 502 402 586 430 [[I2C internal peripheral | I2C]] rect 502 437 586 463 [[I2C internal peripheral | I2C]] rect 591 369 674 396 [[SPI internal peripheral | SPI]] rect 591 402 674 430 [[SPI internal peripheral | SPI]] rect 709 113 792 140 [[RNG internal peripheral | RNG]] rect 800 113 883 140 [[HASH internal peripheral | HASH]] rect 617 148 700 174 [[ETZPC internal peripheral | ETZPC]] rect 709 148 792 174 [[CRYP internal peripheral | CRYP]] rect 800 148 883 174 [[CRC internal peripheral | CRC]] rect 617 182 701 209 [[TZC internal peripheral | TZC]] rect 709 182 792 209 [[RNG internal peripheral | RNG]] rect 800 182 883 209 [[HASH internal peripheral | HASH]] rect 617 216 701 242 [[TAMP internal peripheral | TAMP]] rect 709 216 792 242 [[CRYP internal peripheral | CRYP]] rect 800 216 884 242 [[CRC internal peripheral | CRC]] rect 617 281 701 307 [[GPU internal peripheral | GPU]] rect 709 281 791 307 [[DSI internal peripheral | DSI]] rect 800 281 883 307 [[LTDC internal peripheral | LTDC]] rect 617 314 701 341 [[DCMI internal peripheral | DCMI]] rect 709 314 792 340 [[CEC internal peripheral | CEC]] rect 709 402 792 430 [[VREFBUF internal peripheral | VREFBUF]] rect 800 402 883 430 [[DAC internal peripheral | DAC]] rect 709 438 792 464 [[DFSDM internal peripheral | DFSDM]] rect 800 438 883 464 [[ADC internal peripheral | ADC]] rect 618 485 701 512 [[SPI internal peripheral | SPI I2S]] rect 709 485 792 512 [[SPDIFRX internal peripheral | SPDIFRX]] rect 800 485 883 512 [[SAI internal peripheral | SAI]] }} ==Internal peripherals assignment== {{:Internal_peripherals_assignment_table_template}} {{:ADC_internal_peripheral}} {{:DAC_internal_peripheral}} {{:DFSDM_internal_peripheral}} {{:VREFBUF_internal_peripheral}} {{:SAI_internal_peripheral}} {{:SPDIFRX_internal_peripheral}} {{:IPCC_internal_peripheral}} {{:HSEM_internal_peripheral}} {{:RTC_internal_peripheral}} {{:STGEN_internal_peripheral}} {{:SYSCFG_internal_peripheral}} {{:DMA_internal_peripheral}} {{:DMAMUX_internal_peripheral}} {{:MDMA_internal_peripheral}} {{:EXTI_internal_peripheral}} {{:GIC_internal_peripheral}} {{:NVIC_internal_peripheral}} {{:GPIO internal peripheral}} {{:BKPSRAM internal memory}} {{:DDRCTRL and DDRPHYC internal peripherals}} {{:MCU_SRAM_internal_memory}} {{:RETRAM internal memory}} {{:SYSRAM_internal_memory}} {{:LPTIM_internal_peripheral}} {{:TIM_internal_peripheral}} {{:IWDG_internal_peripheral}} {{:WWDG_internal_peripheral}} {{:OTG_internal_peripheral}} {{:USBH_internal_peripheral}} {{:USBPHYC internal peripheral}} {{:I2C_internal_peripheral}} {{:SPI_internal_peripheral}} {{:USART_internal_peripheral}} {{:FMC internal peripheral}} {{:QUADSPI internal peripheral}} {{:SDMMC internal peripheral}} {{:ETH internal peripheral}} {{:FDCAN internal peripheral}} {{:DTS_internal_peripheral}} {{:PWR_internal_peripheral}} {{:RCC_internal_peripheral}} {{:BSEC_internal_peripheral}} {{:CRC_internal_peripheral}} {{:CRYP_internal_peripheral}} {{:ETZPC_internal_peripheral}} {{:HASH_internal_peripheral}} {{:RNG_internal_peripheral}} {{:TZC_internal_peripheral}} {{:TAMP_internal_peripheral}} {{:DBGMCU_internal_peripheral}} {{:HDP_internal_peripheral}} {{:STM_internal_peripheral}} {{:CEC_internal_peripheral}} {{:DCMI_internal_peripheral}} {{:DSI_internal_peripheral}} {{:GPU_internal_peripheral}} {{:LTDC_internal_peripheral}} |} ==References==<references/> <noinclude> {{PublicationRequestId | 9171 | 2018-10-17 | AlainF}} [[Category:Peripherals overview]] [[Category:STM32MP15]]</noinclude>
| Line 7: | Line 7: | ||
Several '''runtime contexts''' exist on STM32MP15 device<ref name="STM32MPU multiple cores">[[Getting started with STM32 MPU devices#Multiple-core architecture concepts]]</ref>, corresponding to the different '''Arm cores and associated security modes''': |
Several '''runtime contexts''' exist on STM32MP15 device<ref name="STM32MPU multiple cores">[[Getting started with STM32 MPU devices#Multiple-core architecture concepts]]</ref>, corresponding to the different '''Arm cores and associated security modes''': |
||
| − | * <span style="color:#FFFFFF; background: |
+ | * <span style="color:#FFFFFF; background:{{STPink}};"> Arm dual core Cortex-A7 secure </span> (Trustzone), running a Secure Monitor or Secure OS like [[OP-TEE overview|OP-TEE]] |
| − | * <span style="color:#FFFFFF; background: |
+ | * <span style="color:#FFFFFF; background:{{STDarkBlue}};"> Arm dual core Cortex-A7 non secure </span>, running [[STM32MP15 Linux kernel overview|Linux]] |
| − | * <span style="color:#FFFFFF; background: |
+ | * <span style="color:#FFFFFF; background:{{STLightBlue}};"> Arm Cortex-M4 </span> (non-secure), running [[STM32CubeMP1 architecture|STM32Cube]] |
<br /> |
<br /> |
||
Some peripherals can be strictly '''assigned''' to one runtime context: this is the case for most of the peripherals, like [[USART internal peripheral|USART]] or [[I2C internal peripheral|I2C]].<br /> |
Some peripherals can be strictly '''assigned''' to one runtime context: this is the case for most of the peripherals, like [[USART internal peripheral|USART]] or [[I2C internal peripheral|I2C]].<br /> |
||